Design for Verification

被引:4
|
作者
Francis, Andrew [1 ]
Maropoulos, Paul [2 ]
Mullineux, Glen [1 ]
Keogh, Patrick [1 ]
机构
[1] Univ Bath, Mehcan Engn, Bath BA2 7AY, Avon, England
[2] Aston Univ, Birmingham B4 7ET, W Midlands, England
基金
英国工程与自然科学研究理事会;
关键词
Design for Verification; Metrology; Process Management; Product Design; Manufacturing Planning; Uncertainty Estimation;
D O I
10.1016/j.procir.2016.10.017
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Increased competition in the aerospace market has placed additional demands on aerospace manufacturers to reduce costs, increase product flexibility and improve manufacturing efficiency. There is a knowledge gap within the sphere of digital to physical dimensional verification and on how to successfully achieve dimensional specifications within real-world assembly factories that are subject to varying environmental conditions. This paper describes a novel Design for Verification (DEV) framework to be used within low rate and high value and complexity manufacturing industries to aid in achieving high productivity in assembly via the effective dimensional verification of large volume structures, during final assembly. The 'Design for Verification' framework has been developed to enable engineers to design and plan the effective dimensional verification of large volume, complex structures in order to reduce failure rates and end-product costs, improve process integrity and efficiency, optimise metrology processes, decrease tooling redundancy and increase product quality and conformance to specification. The theoretical elements of the DfV methods are outlined, together with their testing using industrial case studies of representative complexity. The industrial tests have proven that by using the new Design for Verification methods alongside the traditional 'Design for X' toolbox, resulted in improved tolerance analysis and synthesis, optimized large volume metrology and assembly processes and more cost effective tool and jig design. (C) 2016 Published by Elsevier B.V.
引用
收藏
页码:61 / 66
页数:6
相关论文
共 50 条
  • [21] Design and Formal Verification of DZMBE
    Mohammadi, Mahdi Soodkhah
    Bafghi, Abbas Ghaemi
    ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2013, 5 (01): : 37 - 53
  • [22] Mechanism Design with Selective Verification
    Fotakis, Dimitris
    Tzamos, Christos
    Zampetakis, Manolis
    EC'16: PROCEEDINGS OF THE 2016 ACM CONFERENCE ON ECONOMICS AND COMPUTATION, 2016, : 771 - 788
  • [23] SOC ESD Design and Verification
    Kunz, Hans
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [24] Verification and validation of the design procedure
    Lueneburg, Bernd
    Staubach, Reiner
    Ehehalt, Ulrich
    Abele, Michael
    Beyer, Karlheinz
    7. FACHTAGUNG SCHWINGUNGEN IN ANTRIEBEN 2011, 2011, 2155 : 141 - 156
  • [25] On Design of Data Consistency Verification
    Marik, Radek
    PROCEEDINGS OF THE 2016 17TH INTERNATIONAL CONFERENCE ON MECHATRONICS - MECHATRONIKA (ME) 2016, 2016, : 509 - 516
  • [26] Hardware design and simulation for verification
    Bombieri, Nicola
    Fummi, Franco
    Pravadelli, Graziano
    FORMAL METHODS FOR HARDWARE VERIFICATION, 2006, 3965 : 1 - 29
  • [27] Design of KIBO structure and verification
    Japan Aerospace Exploration Agency, Tsukuba Ibaraki, 3058505, Japan
    不详
    不详
    不详
    Int. Conf. Environ. Syst., ICES,
  • [28] Design verification of FPGA implementations
    Fudan University, Shanghai, China
    不详
    不详
    不详
    IEEE Des Test Comput, 2 (66-73):
  • [29] Power management design and verification
    Kapoor B.
    Verma S.
    Journal of Low Power Electronics, 2011, 7 (01) : 41 - 48
  • [30] DESIGN AND VERIFICATION OF BOBSLEIGH TRACK
    Braghin, Francesco
    Cheli, Federico
    Melzi, Stefano
    Sabbioni, Edoardo
    PROCEEDINGS OF THE ASME 10TH BIENNIAL CONFERENCE ON ENGINEERING SYSTEMS DESIGN AND ANALYSIS, 2010, VOL 4, 2010, : 505 - 512