A VLSI DESIGN VERIFICATION STRATEGY

被引:3
|
作者
TRAN, AS
FORSBERG, RA
LEE, JC
机构
关键词
D O I
10.1147/rd.264.0475
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:475 / 484
页数:10
相关论文
共 50 条
  • [1] A BIPOLAR VLSI CUSTOM MACRO PHYSICAL DESIGN VERIFICATION STRATEGY
    MCCABE, JF
    MUSZYNSKI, AZ
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (04) : 485 - 496
  • [2] VLSI DESIGN AND ARTWORK VERIFICATION
    TUCKER, MG
    HAYDAMACK, WJ
    [J]. HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 25 - 29
  • [3] VLSI design and verification of the imagine processor
    Khailany, B
    Dally, WJ
    Chang, A
    Kapasi, UJ
    Namkoong, J
    Towles, B
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 289 - 294
  • [4] Assured VLSI design with formal verification
    Kim, JD
    Chin, SK
    [J]. COMPASS '97 - ARE WE MAKING PROGRESS TOWARDS COMPUTER ASSURANCE?, 1997, : 13 - 22
  • [5] Verification-Driven Design for Asynchronous VLSI
    Wu, Xiang
    Manohar, Rajit
    [J]. 2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 78 - 88
  • [6] Design and verification of high-speed VLSI physical design
    Zhou, D
    Li, RM
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 147 - 165
  • [7] Design and Verification of High-Speed VLSI Physical Design
    Dian Zhou
    Rui-Ming Li
    [J]. Journal of Computer Science and Technology, 2005, 20 : 147 - 165
  • [8] IBMS ENGINEERING DESIGN SYSTEM SUPPORT FOR VLSI DESIGN AND VERIFICATION
    DUNN, LN
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 30 - 40
  • [9] DESIGN, VERIFICATION, AND TEST METHODOLOGY FOR A VLSI CHIP SET
    KOHLHARDT, C
    GADDIS, TW
    HALPERIN, DL
    UNDY, SR
    SCHUCHARD, RA
    [J]. HEWLETT-PACKARD JOURNAL, 1987, 38 (09): : 18 - &
  • [10] CIRCUIT ANALYSIS, LOGIC SIMULATION, AND DESIGN VERIFICATION FOR VLSI
    RUEHLI, AE
    DITLOW, GS
    [J]. PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 34 - 48