Design and verification driven by assertions

被引：0

作者：

Torres, F ^{[1
]}

Vaca, S ^{[1
]}

Torres, D ^{[1
]}

González, RE ^{[1
]}

机构：

[1] IPN, CINVESTAV, Unidad Guadalajara, Zapopan 45090, Jalisco, Mexico

来源：

2004 1st International Conference on Electrical and Electronics Engineering (ICEEE) | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we propose an improvement of the design cycle of synchronous circuits. The use of semi-formal specifications was necessary to write good code and to perform a formal verification using a model checking tool. Our first results show that the implemented code has several advantages with respect to others written with classical methodologies, and we rind that formal and functional verification are complementary.

引用

页码：188 / 193

页数：6

共 50 条

[1] Design for verification with dynamic assertions
Mehlitz, PC
Penix, J
[J]. 29th Annual IEEE/NASA Software Engineering Workshop, Proceedings, 2005, : 285 - 292
[2] Design and verification based on assertions:: Some statistics
Cortéz, J
Torres, D
[J]. 2005 2nd International Conference on Electrical & Electronics Engineering (ICEEE), 2005, : 132 - 135
[3] Design Assertions: Executable Assertions for Design Constraints
Cheon, Yoonsik
[J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2022 WORKSHOPS, PART V, 2022, 13381 : 617 - 631
[4] On reusability of verification assertions for testing
Jenihhin, Maksim
Raik, Jaan
Ubar, Raimund
Chepurov, Anton
[J]. BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 151 - 154
[5] A Figure of Merit for Assertions in Verification
Hertz, Samuel
Pal, Debjit
Offenberger, Spencer
Vasudevan, Shobha
[J]. 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 675 - 680
[6] Assertions targeting a diverse set of verification tools
Foster, HD
Coelho, CN
[J]. SYSTEM ON CHIP DESIGN LANGUAGES: EXTENDED PAPERS: BEST OF FDL'01 AND HDLCON'01, 2002, : 187 - 200
[7] On the reuse of RTL assertions in SystemC TLM verification
Bombieri, Nicola
Fummi, Franco
Guarnieri, Valerio
Pravadelli, Graziano
Stefanni, Francesco
Ghasempouri, Tara
Lora, Michele
Auditore, Giovanni
Marcigaglia, Mirella Negro
[J]. 2014 15TH LATIN AMERICAN TEST WORKSHOP - LATW, 2014,
[8] Parameterized verification with automatically computed inductive assertions
Arons, T
Pnueli, A
Ruah, S
Xu, Y
Zuck, L
[J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2001, 2102 : 221 - 234
[9] Synthesizable SystemVerilog Assertions as a Methodology for SoC Verification
Kastelan, Ivan
Krajacevic, Zoran
[J]. 2009 1ST IEEE EASTERN EUROPEAN CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, 2009, : 120 - 127
[10] Pattern Language Verification in Model Driven Design
Zamani, Bahman
Butler, Greg
[J]. INFORMATION SCIENCES, 2013, 237 : 343 - 355

← 1 2 3 4 5 →