Design for Verification

被引:4
|
作者
Francis, Andrew [1 ]
Maropoulos, Paul [2 ]
Mullineux, Glen [1 ]
Keogh, Patrick [1 ]
机构
[1] Univ Bath, Mehcan Engn, Bath BA2 7AY, Avon, England
[2] Aston Univ, Birmingham B4 7ET, W Midlands, England
基金
英国工程与自然科学研究理事会;
关键词
Design for Verification; Metrology; Process Management; Product Design; Manufacturing Planning; Uncertainty Estimation;
D O I
10.1016/j.procir.2016.10.017
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Increased competition in the aerospace market has placed additional demands on aerospace manufacturers to reduce costs, increase product flexibility and improve manufacturing efficiency. There is a knowledge gap within the sphere of digital to physical dimensional verification and on how to successfully achieve dimensional specifications within real-world assembly factories that are subject to varying environmental conditions. This paper describes a novel Design for Verification (DEV) framework to be used within low rate and high value and complexity manufacturing industries to aid in achieving high productivity in assembly via the effective dimensional verification of large volume structures, during final assembly. The 'Design for Verification' framework has been developed to enable engineers to design and plan the effective dimensional verification of large volume, complex structures in order to reduce failure rates and end-product costs, improve process integrity and efficiency, optimise metrology processes, decrease tooling redundancy and increase product quality and conformance to specification. The theoretical elements of the DfV methods are outlined, together with their testing using industrial case studies of representative complexity. The industrial tests have proven that by using the new Design for Verification methods alongside the traditional 'Design for X' toolbox, resulted in improved tolerance analysis and synthesis, optimized large volume metrology and assembly processes and more cost effective tool and jig design. (C) 2016 Published by Elsevier B.V.
引用
收藏
页码:61 / 66
页数:6
相关论文
共 50 条
  • [1] Design for verification?
    Austin, T.
    [J]. IEEE Design and Test of Computers, 2001, 18 (04):
  • [2] Design for verification?
    Austin, T
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 80 - +
  • [3] NoCs design for verification
    Hahanov, V.
    Yegorov, O.
    Mostova, K.
    [J]. ELEKTRONIKA IR ELEKTROTECHNIKA, 2007, (03) : 45 - 48
  • [4] FSM design and verification
    Stuart, M
    [J]. ELECTRONIC ENGINEERING, 1999, 71 (866): : 17 - +
  • [5] Introducing Design for Verification
    Cajal, C.
    Santolaria, J.
    Acero, R.
    Pueo, M.
    [J]. MESIC MANUFACTURING ENGINEERING SOCIETY INTERNATIONAL CONFERENCE 2015, 2015, 132 : 772 - 779
  • [6] Design for verification with SystemVerilog
    Moorby, P
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 378 - 378
  • [7] FSM design and verification
    Stuart, Michael
    [J]. Electronic Engineering (London), 1999, 71 (866): : 17 - 19
  • [8] MEMS design and verification
    Mukherjee, T
    [J]. INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 681 - 690
  • [9] Geometric verification of design
    Faraj, Ihsan
    [J]. Engineering, Construction and Architectural Management, 2003, 10 (01) : 56 - 70
  • [10] A "Design for verification" methodology
    Sforza, F
    Battù, L
    Brunelli, M
    Castelnuovo, A
    Magnaghi, M
    [J]. INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 50 - 55