Multiphysics Simulation of 3-D ICs With Integrated Microchannel Cooling

被引:27
|
作者
Lu, Tianjian [1 ]
Zhang, Feini [2 ]
Jin, Jian-Ming [1 ]
机构
[1] Univ Illinois, Ctr Computat Electromagnet, Dept Elect & Comp Engn, Champaign, IL 61801 USA
[2] Univ Illinois, Air Conditioning & Refrigerat Ctr, Dept Mech Sci & Engn, Urbana, IL 61801 USA
关键词
Conjugate heat transfer; domain decomposition; finite element method (FEM); integrated circuits (ICs); microchannel; multiphysics; DOMAIN DECOMPOSITION; THERMAL-ANALYSIS; SILICON;
D O I
10.1109/TCPMT.2016.2605691
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A multiphysics-based co-simulation technique is developed based on the finite element method for the characterization of 3-D high-frequency integrated circuits (ICs) with integrated microchannel cooling. The multiphysics in the cosimulation includes full-wave electromagnetic, fluid, and transient conjugate heat transfer analyses. For incompressible and fully developed flows, the governing equations of fluid flow are decoupled from temperature, and the velocity field is obtained analytically. The full-wave electromagnetic and the transient conjugate heat transfer analyses are coupled through temperature-dependent material properties. The efficiency of the co-simulation is enhanced through an adaptive time-stepping scheme, a domain decomposition scheme called the finite element tearing and interconnecting (FETI), and FETI-enabled parallel computing. The capability and the efficiency of the proposed co-simulation in analyzing practical and large-scale 3-D ICs are demonstrated through numerical examples. The effectiveness of heat removal through integrated microchannel cooling and the thermal impact on high-frequency characteristics of 3-D IC designs are also demonstrated.
引用
收藏
页码:1620 / 1629
页数:10
相关论文
共 50 条
  • [41] Advances in Design and Test of Monolithic 3-D ICs
    Chaudhuri, Arjun
    Banerjee, Sanmitra
    Park, Heechun
    Kim, Jinwoo
    Murali, Gauthaman
    Lee, Edward
    Kim, Daehyun
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST, 2020, 37 (04) : 92 - 100
  • [42] SOC Test Architecture and Method for 3-D ICs
    Lo, Chih-Yen
    Hsing, Yu-Tsao
    Denq, Li-Ming
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1645 - 1649
  • [43] An Efficient ADI Method for Transient Thermal Simulation of Liquid-Cooled 3-D ICs
    Li, Jie
    Tang, Min
    Mao, Junfa
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (09): : 1484 - 1491
  • [44] Thermal Conduction Path Analysis in 3-D ICs
    Vaisband, Boris
    Savidis, Ioannis
    Friedman, Eby G.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 594 - 597
  • [45] Scaling trends of power noise in 3-D ICs
    Xu, Kan
    Friedman, Eby G.
    INTEGRATION-THE VLSI JOURNAL, 2015, 51 : 139 - 148
  • [46] Temperature Sensing RRAM Architecture for 3-D ICs
    Merkel, Cory E.
    Kudithipudi, Dhireesha
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 878 - 887
  • [47] Hierarchical Test Integration Methodology for 3-D ICs
    Chou, Che-Wei
    Li, Jin-Fu
    Yu, Yun-Chao
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    IEEE DESIGN & TEST, 2015, 32 (04) : 59 - 70
  • [48] Synchronization and Power Integrity Issues in 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    Tsioutsios, Ioannis
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 536 - 539
  • [49] Harnessing Heterogeneity for Targeted Attacks on 3-D ICs
    Aversa, Alec
    Savidis, Ioannis
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 246 - 251
  • [50] Hexagonal TSV Bundle Topology for 3-D ICs
    Vaisband, Boris
    Friedman, Eby G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (01) : 11 - 15