Ultra high speed Full Adders

被引：12

作者：

Navia, K. ^{[1
]}

Mirzaee, R. Faghih ^{[2
,3
]}

Moaiyeri, M. H. ^{[2
,3
]}

Nezhad, B. Mazloom ^{[1
]}

Hashemipour, O. ^{[1
]}

Shams, K. ^{[1
]}

机构：

[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran, Iran

[2] Shahid Beheshti Univ, Microelect Lab, Tehran, Iran

[3] IAU, Tehran, Iran

来源：

IEICE ELECTRONICS EXPRESS | 2008年 / 5卷 / 18期

关键词：

Full Adder cell; high speed; low voltage; Majority function;

D O I：

10.1587/elex.5.744

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two novel 1-bit Full Adder cells based on Majority Function and the similarity between the minterms of the (Cout) over bar and Sum functions, are proposed. The cells offer higher speed and less Power-Delay Product (PDP) than the conventional and current implementations of the 1-bit Full Adder cells especially in low voltages. All the input patterns are used for simulation to obtain the delay and the power consumption parameters. Simulations demonstrate improvement in terms of PDP and significant improvement in terms of speed.

引用

页码：744 / 749

页数：6

共 50 条

[21] Two novel ultra high speed carbon nanotube Full-Adder cells
Navi, Keivan
Momeni, Amir
Sharifi, Fazel
Keshavarzian, Peiman
IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1395 - 1401
[22] New high-performance majority function based Full Adders
Moaiyeri, Mohammad Hossein
Mirzaee, Reza Faghih
Navi, Keivan
Nikoubin, Tooraj
2009 14TH INTERNATIONAL COMPUTER CONFERENCE, 2009, : 100 - +
[23] Test generation methodology for high-speed floating point adders
Xenoulis, G
Psarakis, M
Gizopoulos, D
Paschalis, A
11th IEEE International On-Line Testing Symposium, 2005, : 227 - 232
[24] High-speed parallel-prefix VLSI ling adders
Dimitrakopoulos, G
Nikolos, D
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) : 225 - 231
[25] Designing High-Speed Adders in Power-Constrained Environments
Frustaci, Fabio
Lanuzza, Marco
Zicari, Paolo
Perri, Stefania
Corsonello, Pasquale
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (02) : 172 - 176
[26] HIGH-SPEED ADDERS + COMPARATORS USING TRANSISTORS + TUNNEL DIODES
AMODEI, JJ
IEEE TRANSACTIONS ON COMPUTERS, 1964, EC13 (05) : 563 - &
[27] Performance Analysis of 16 bit Adders in high speed computing applications
Kumar, Dinesh J. R.
Babu, Ganesh C.
Karthi, S. P.
PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING & COMMUNICATION ENGINEERING (ICACCE-2019), 2019,
[28] Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology
Mehrabani, Yavar Safaei
Eshghi, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (11) : 3268 - 3281
[29] LOW LEAKAGE CNTFET FULL ADDERS
Somineni, Rajendra Prasad
Sai, Y. Padma
Leela, S. Naga
2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 174 - 179
[30] High-level design synthesis with redundancy removal for high speed testable adders
Wagh, M
Chen, CIH
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 358 - 361

← 1 2 3 4 5 →