Ultra high speed Full Adders

被引：12

作者：

Navia, K. ^{[1
]}

Mirzaee, R. Faghih ^{[2
,3
]}

Moaiyeri, M. H. ^{[2
,3
]}

Nezhad, B. Mazloom ^{[1
]}

Hashemipour, O. ^{[1
]}

Shams, K. ^{[1
]}

机构：

[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran, Iran

[2] Shahid Beheshti Univ, Microelect Lab, Tehran, Iran

[3] IAU, Tehran, Iran

来源：

IEICE ELECTRONICS EXPRESS | 2008年 / 5卷 / 18期

关键词：

Full Adder cell; high speed; low voltage; Majority function;

D O I：

10.1587/elex.5.744

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two novel 1-bit Full Adder cells based on Majority Function and the similarity between the minterms of the (Cout) over bar and Sum functions, are proposed. The cells offer higher speed and less Power-Delay Product (PDP) than the conventional and current implementations of the 1-bit Full Adder cells especially in low voltages. All the input patterns are used for simulation to obtain the delay and the power consumption parameters. Simulations demonstrate improvement in terms of PDP and significant improvement in terms of speed.

引用

页码：744 / 749

页数：6

共 50 条

[31] Study and Evaluation in CMOS Full Adders
陈国章
陈昊
何丕廉
Transactions of Tianjin University, 2003, (01) : 54 - 57
[32] On single electron technology full adders
Sulieman, M
Beiu, V
2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 317 - 320
[33] On the reliability of majority gates full adders
Ibrahim, Walid
Beiu, Valeriu
Sulieman, Mawahib Hussein
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (01) : 56 - 67
[34] New High-Performance Full Adders Using an Alternative Logic Structure
Linares Aranda, Monico
Aguirre Hernandez, Mariano
COMPUTACION Y SISTEMAS, 2011, 14 (03): : 213 - 223
[35] Two New Low-Power and High-Performance Full Adders
Moaiyeri, Mohammad Hossein
Mirzaee, Reza Faghih
Navi, Keivan
JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126
[36] Design and Implementation of 32-Bit Adders Using Various Full Adders
Maurya, K. Anirudh Kumar
Lakshmanna, Y. Rama
Sindhuri, K. Bala
Kumar, N. Udaya
2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
[37] New High-Speed Multioutput Carry Look-Ahead Adders
Efstathiou, Costas
Owda, Zaher
Tsiatouhas, Yiorgos
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (10) : 667 - 671
[38] Dramatically Low-Transistor-Count High-Speed Ternary Adders
Mirzaee, Reza Faghih
Moaiyeri, Mohammad Hossein
Maleknejad, Mojtaba
Navi, Keivan
Hashemipour, Omid
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 170 - 175
[39] High-speed rail full speed ahead
Carmichael, Gil
Forum for Applied Research and Public Policy, 1994, 9 (03):
[40] Low-voltage asynchronous adders for low power and high speed applications
Chong, KS
Gwee, BH
Chang, JS
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 873 - 876

← 1 2 3 4 5 →