Ultra high speed Full Adders

被引：12

作者：

Navia, K. ^{[1
]}

Mirzaee, R. Faghih ^{[2
,3
]}

Moaiyeri, M. H. ^{[2
,3
]}

Nezhad, B. Mazloom ^{[1
]}

Hashemipour, O. ^{[1
]}

Shams, K. ^{[1
]}

机构：

[1] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran, Iran

[2] Shahid Beheshti Univ, Microelect Lab, Tehran, Iran

[3] IAU, Tehran, Iran

来源：

IEICE ELECTRONICS EXPRESS | 2008年 / 5卷 / 18期

关键词：

Full Adder cell; high speed; low voltage; Majority function;

D O I：

10.1587/elex.5.744

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two novel 1-bit Full Adder cells based on Majority Function and the similarity between the minterms of the (Cout) over bar and Sum functions, are proposed. The cells offer higher speed and less Power-Delay Product (PDP) than the conventional and current implementations of the 1-bit Full Adder cells especially in low voltages. All the input patterns are used for simulation to obtain the delay and the power consumption parameters. Simulations demonstrate improvement in terms of PDP and significant improvement in terms of speed.

引用

页码：744 / 749

页数：6

共 50 条

[1] Static NP domino carry gates for ultra low voltage and high speed full adders
Musa Mahmood, Sohail
Berg, Yngvar
International Journal of Circuits, Systems and Signal Processing, 2013, 7 (04): : 199 - 205
[2] Carry Chains for Ultra High-Speed SiGe HBT Adders
Gutin, Alexey
Jacob, Philip
Chu, Michael
Belemjian, Paul M.
LeRoy, Mitchell R.
Kraft, Russell P.
McDonald, John F.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2201 - 2210
[3] Optimizing low-power high-speed full adders with Simulated Annealing
Amirabadi, A
Mortazavi, Y
Afzali-Kusha, A
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 429 - 432
[4] Comparison Of Performance Of High Speed VLSI Adders
Jayanthi, A. N.
Ravichandran, C. S.
2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 99 - 104
[5] VLSI Implementation of Adders for High Speed ALU
Gurjar, Prashant
Solanki, Rashmi
Kansliwal, Pooja
Vucha, Mahendra
2011 ANNUAL IEEE INDIA CONFERENCE (INDICON-2011): ENGINEERING SUSTAINABLE SOLUTIONS, 2011,
[6] High-speed multioperand decimal adders
Kenney, RD
Schulte, MJ
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) : 953 - 963
[7] Power-efficient and high-speed design of approximate full adders using CNFET technology
Mehrabani, Yavar Safaei
Ghanatghestani, Mokhtar Mohammadi
SharifiRad, Rabe'e
Hassanzadeh, Ali Mohammad
INTERNATIONAL JOURNAL OF NANO DIMENSION, 2022, 13 (02) : 179 - 196
[8] Low Voltage, High Speed FinFET Based 1-BIT BBL-PT Full Adders
Nagateja, T.
Rao, T. Venkata
Srinivasulu, Avireni
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1247 - 1251
[9] HIGH-SPEED MINUS-2 ADDERS
SHAIPOV, NY
AUTOMATION AND REMOTE CONTROL, 1970, (02) : 255 - &
[10] An efficient BIST scheme for high-speed adders
Nikolos, DG
Nikolos, D
Vergos, HT
Efstathiou, C
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 89 - 93

← 1 2 3 4 5 →