Architectures, stability and optimization for clock distribution networks

被引:2
|
作者
Carareto, Rodrigo [1 ]
Orsatti, Fernando M. [1 ]
Piqueira, Jose Roberto C. [1 ]
机构
[1] Univ Sao Paulo, Escola Politecn, BR-05508900 Sao Paulo, Brazil
关键词
Phase-locked loops; Synchronism quality; Tracking time; Voltage-control oscillator; DOUBLE-FREQUENCY JITTER; SYNCHRONIZATION; RECOGNITION;
D O I
10.1016/j.cnsns.2011.08.018
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Synchronous telecommunication networks, distributed control systems and integrated circuits have its accuracy of operation dependent on the existence of a reliable time basis signal extracted from the line data stream and acquirable to each node. In this sense, the existence of a sub-network (inside the main network) dedicated to the distribution of the clock signals is crucially important. There are different solutions for the architecture of the time distribution sub-network and choosing one of them depends on cost, precision, reliability and operational security. In this work we expose: (i) the possible time distribution networks and their usual topologies and arrangements. (ii) How parameters of the network nodes can affect the reachability and stability of the synchronous state of a network. (iii) Optimizations methods for synchronous networks which can provide low cost architectures with operational precision, reliability and security. (C) 2011 Elsevier B. V. All rights reserved.
引用
收藏
页码:4672 / 4682
页数:11
相关论文
共 50 条
  • [31] Design of clock distribution networks in presence of process variations
    Nekili, M
    Savaria, Y
    Bois, G
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 95 - 102
  • [32] Electrical and optical clock distribution networks for gigascale microprocessors
    Mule', AV
    Glytsis, EN
    Gaylord, TK
    Meindl, JD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 582 - 594
  • [33] Clock distribution networks with on-chip transmission lines
    Mizuno, M
    Anjo, K
    Sumi, Y
    Fukaishi, M
    Wakabayashi, H
    Mogami, T
    Horiuchi, T
    Yamashina, M
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 3 - 5
  • [34] An experimental comparison of clock distribution networks for systems on chip
    Aranda, Monico Linares
    Maza, Manuel Salim
    Bautista, Daniel Pacheco
    2007 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING, 2007, : 127 - +
  • [35] Analysis of clock distribution networks in the presence of crosstalk and groundbounce
    Maza, MS
    Aranda, ML
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 773 - 776
  • [36] Skew compensation in energy recovery clock distribution networks
    Esmaeili, S. E.
    Farhangi, A. M.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (01): : 56 - 72
  • [37] Clock distribution networks in synchronous digital integrated circuits
    Friedman, EG
    PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 665 - 692
  • [38] All Digital Phase-Locked Loop Networks for Clock Generation and Distribution: Network Stability, Convergence and Performance
    Koskin, Eugene
    Bisiaux, Pierre
    Galayko, Dimitri
    Blokhina, Elena
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (01) : 406 - 415
  • [39] Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew
    Neves, JL
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 286 - 291
  • [40] Optimization of water distribution networks
    Samani, Hossein M.V.
    Naeeni, Seyed Taghi
    Journal of Hydraulic Research/De Recherches Hydrauliques, 1996, 34 (05): : 623 - 632