Architectures, stability and optimization for clock distribution networks

被引:2
|
作者
Carareto, Rodrigo [1 ]
Orsatti, Fernando M. [1 ]
Piqueira, Jose Roberto C. [1 ]
机构
[1] Univ Sao Paulo, Escola Politecn, BR-05508900 Sao Paulo, Brazil
关键词
Phase-locked loops; Synchronism quality; Tracking time; Voltage-control oscillator; DOUBLE-FREQUENCY JITTER; SYNCHRONIZATION; RECOGNITION;
D O I
10.1016/j.cnsns.2011.08.018
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Synchronous telecommunication networks, distributed control systems and integrated circuits have its accuracy of operation dependent on the existence of a reliable time basis signal extracted from the line data stream and acquirable to each node. In this sense, the existence of a sub-network (inside the main network) dedicated to the distribution of the clock signals is crucially important. There are different solutions for the architecture of the time distribution sub-network and choosing one of them depends on cost, precision, reliability and operational security. In this work we expose: (i) the possible time distribution networks and their usual topologies and arrangements. (ii) How parameters of the network nodes can affect the reachability and stability of the synchronous state of a network. (iii) Optimizations methods for synchronous networks which can provide low cost architectures with operational precision, reliability and security. (C) 2011 Elsevier B. V. All rights reserved.
引用
收藏
页码:4672 / 4682
页数:11
相关论文
共 50 条
  • [11] Evaluation of Relative Clock Stability in Cellular Networks
    Khalife, Joe J.
    Kassas, Zaher M.
    PROCEEDINGS OF THE 30TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS+ 2017), 2017, : 2554 - 2559
  • [12] Graph Neural Networks: Architectures, Stability, and Transferability
    Ruiz, Luana
    Gama, Fernando
    Ribeiro, Alejandro
    PROCEEDINGS OF THE IEEE, 2021, 109 (05) : 660 - 682
  • [13] An optimization framework for voltage stability support from active distribution networks
    Prionistis, Giorgos
    Vournas, Costas
    ELECTRIC POWER SYSTEMS RESEARCH, 2022, 211
  • [14] CONTANGO: Integrated Optimization of SoC Clock Networks
    Lee, Dongjin
    Markov, Igor L.
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1468 - 1473
  • [15] Clock Distribution Architectures for 3-D SOI Integrated Circuits
    Pavlidis, Vasilis F.
    Savidis, Ioannis
    Friedman, Eby G.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 111 - 112
  • [16] Co-optimization of latches and clock networks
    Papa, David A.
    Markov, Igor L.
    Lecture Notes in Electrical Engineering, 2013, 166 LNEE : 133 - 148
  • [17] CONTANGO: Integrated Optimization of SoC Clock Networks
    Lee, Dong-Jin
    Markov, Igor L.
    VLSI DESIGN, 2011,
  • [18] Receiver-less optical clock injection for clock distribution networks
    Debaes, C
    Bhatnagar, A
    Agarwal, D
    Chen, R
    Keeler, GA
    Helman, NC
    Thienpont, H
    Miller, DAB
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2003, 9 (02) : 400 - 409
  • [19] Statistical Clock Skew Modeling and Analysis for Resonant Clock Distribution Networks
    Li, Lei
    Hu, Jianhao
    He, Chun
    Zhou, Wanting
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1024 - 1028
  • [20] Caching Architectures and Optimization Strategies for IPTV Networks
    Krogfoss, Bill
    Sofman, Lev
    Agrawal, Anshul
    BELL LABS TECHNICAL JOURNAL, 2008, 13 (03) : 13 - 28