A Complete On-chip Evolvable Hardware Technique Based on Pareto Dominance

被引：0
|
作者：
Liang, Qingzhong [1 ]
Fan, Yuanyuan [1 ]
Zeng, Sanyou [1 ]
机构：
[1] China Univ Geosci, Sch Comp Sci, Wuhan, Peoples R China
来源：
COMPUTATIONAL INTELLIGENCE AND INTELLIGENT SYSTEMS | 2012年 / 316卷
关键词：
Intrinsic Evolvable Hardware; Multi-objective Algorithm;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
To increase the speed of evolvable hardware, a complete on-chip evolvable hardware technique is adopted, where both hardware evaluation and evolutionary algorithm itself are configured on chip. At the same time, a multi-objective evolutionary algorithm based on Pareto dominance is proposed to satisfy and conciliate multiple objectives in many combinational circuits design. This method is applied to the design of a 1-bit full adder and its feasibility is validated by the result of the experiment. The data of result also shows that the speed of evolvable hardware is dramatically increased.
引用
收藏
页码：258 / 266
页数：9
相关论文
共 50 条
  • [1] Evolvable hardware: From on-chip circuit synthesis to evolvable space systems
    Stoica, A
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 161 - 169
  • [2] Evolvable hardware techniques for on-chip automated reconfiguration of programmable devices
    A. Stoica
    R. S. Zebulum
    D. Keymeulen
    M. I. Ferguson
    V. Duong
    X. Guo
    Soft Computing, 2004, 8 : 354 - 365
  • [3] Evolvable hardware techniques for on-chip automated reconfiguration of programmable devices
    Stoica, A
    Zebulum, RS
    Keymeulen, D
    Ferguson, MI
    Duong, V
    Guo, X
    SOFT COMPUTING, 2004, 8 (05) : 354 - 365
  • [4] Complete hardware evolution based SoPC for evolvable hardware
    Swarnalatha, A.
    Shanthi, A. P.
    APPLIED SOFT COMPUTING, 2014, 18 : 314 - 322
  • [5] A reconfigurable chip for evolvable hardware
    Thoma, Y
    Sanchez, E
    GENETIC AND EVOLUTIONARY COMPUTATION - GECCO 2004, PT 1, PROCEEDINGS, 2004, 3102 : 816 - 827
  • [6] A Hierarchical Parallel Evolvable Hardware Based on Network on Chip
    Wang, JunRong
    Wang, Dan
    Lai, JinMei
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [7] A novel and practicable on-chip adaptive lossless image compression scheme using intrinsic evolvable hardware
    He, Jingsong
    Yao, Xin
    Chen, Yunbi
    CONNECTION SCIENCE, 2007, 19 (04) : 281 - 295
  • [8] An evolvable hardware chip for prosthetic hand controller
    Kajitani, I
    Murakawa, M
    Nishikawa, D
    Yokoi, H
    Kajihara, N
    Iwata, M
    Keymeulen, D
    Sakanashi, H
    Higuchi, T
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 179 - 186
  • [9] An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification
    Lecomte, Maxime
    Fournier, Jacques
    Maurine, Philippe
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3317 - 3330
  • [10] An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification
    2017, Institute of Electrical and Electronics Engineers Inc., United States (25)
12345