A Complete On-chip Evolvable Hardware Technique Based on Pareto Dominance

被引：0
|
作者：
Liang, Qingzhong [1 ]
Fan, Yuanyuan [1 ]
Zeng, Sanyou [1 ]
机构：
[1] China Univ Geosci, Sch Comp Sci, Wuhan, Peoples R China
来源：
COMPUTATIONAL INTELLIGENCE AND INTELLIGENT SYSTEMS | 2012年 / 316卷
关键词：
Intrinsic Evolvable Hardware; Multi-objective Algorithm;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
To increase the speed of evolvable hardware, a complete on-chip evolvable hardware technique is adopted, where both hardware evaluation and evolutionary algorithm itself are configured on chip. At the same time, a multi-objective evolutionary algorithm based on Pareto dominance is proposed to satisfy and conciliate multiple objectives in many combinational circuits design. This method is applied to the design of a 1-bit full adder and its feasibility is validated by the result of the experiment. The data of result also shows that the speed of evolvable hardware is dramatically increased.
引用
收藏
页码：258 / 266
页数：9
相关论文
共 50 条
  • [41] ON-CHIP HARDWARE SUPPORTS COMPUTER SECURITY FEATURES
    WELLS, P
    ELECTRONICS, 1984, 57 (05): : 128 - 130
  • [42] Efficient rate adjustment hardware for on-chip learning
    Rezaie, MG
    Farbiz, F
    Behnam, A
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 98 - 102
  • [43] On-Chip Reconfigurable Hardware Accelerators for Popcount Computations
    Sklyarov, Valery
    Skliarova, Iouliia
    Silva, Joao
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2016, 2016
  • [44] A Benchmark Suite of Hardware Trojans for On-Chip Networks
    Wang, Jian
    Guo, Shize
    Chen, Zhe
    Zhang, Tao
    IEEE ACCESS, 2019, 7 : 102002 - 102009
  • [45] A Threat of Malicious Hardware Using On-chip Voltmeter
    Fujimoto, Daisuke
    Miyachi, Ryo
    Matsumoto, Tsutomu
    2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 96 - 98
  • [46] An evolvable image filter:: Experimental evaluation of a complete hardware implementation in FPGA
    Martínek, T
    Sekanina, L
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 2005, 3637 : 76 - 85
  • [47] An Online Evolvable Hardware System based on Hardware GA and PLA Structure
    Wei, Yongkang
    Wu, Ning
    Zhang, Xiaoqiang
    Zhou, Fang
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 23 - 26
  • [48] An Evolvable Hardware Chip for Illumination Enhancement in Computer Vision for Surface Roughness Estimation
    Narayanan, M. Rajaram
    Gowri, S.
    Velayutham, A.
    Ravi, S.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (2A): : 59 - 64
  • [49] Analytical Models of on-Chip Hardware Trojan Detection Based on Radiated Emission Characteristics
    Zhang, Fan
    Zhang, Dongrong
    Ren, Qiang
    Chen, Aixin
    Su, Donglin
    CHINESE JOURNAL OF ELECTRONICS, 2024, 33 (02) : 385 - 392
  • [50] Advantages and limitations of fully on-chip CNN FPGA-based hardware accelerator
    Dinelli, Gianmarco
    Meoni, Gabriele
    Rapuano, Emilio
    Fanucci, Luca
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
12345