High density and fully compatible embedded DRAM cell with 45nm MOS technology (CMOS6)

被引：0

作者：

Sanuki, T ^{[1
]}

Sogo, Y ^{[1
]}

Oishi, A ^{[1
]}

Okayama, Y ^{[1
]}

Hasumi, R ^{[1
]}

Morimasa, Y ^{[1
]}

Kinoshita, T ^{[1
]}

Komoda, T ^{[1
]}

Tanaka, H ^{[1
]}

Hiyama, K ^{[1
]}

Komoguchi, T ^{[1
]}

Matsumoto, T ^{[1
]}

Oota, K ^{[1
]}

Yokoyama, T ^{[1
]}

Fukasaku, K ^{[1
]}

Katsumata, R ^{[1
]}

Kido, M ^{[1
]}

Tamura, M ^{[1
]}

Takegawa, Y ^{[1
]}

Yoshimura, H ^{[1
]}

Kasai, K ^{[1
]}

Ohno, K ^{[1
]}

Saito, M ^{[1
]}

Aochi, H ^{[1
]}

Iwai, M ^{[1
]}

Nagashima, N ^{[1
]}

Matsuoka, E ^{[1
]}

Okamoto, Y ^{[1
]}

Noguchi, T ^{[1
]}

机构：

[1] Toshiba Co Ltd, Syst LSI Div, SoC Res & Dev Ctr, Semicond Co,Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

For the first time, a deep trench based embedded DRAM cell for 45nm node system on a chip (SoC) applications is presented. We achieve both high data retention time and full compatibility with logic process, while scaling eDRAM cell down to 0.069 mu m(2) size. In order to compensate the loss of capacitance in aggressively scaled deep trench, high enhancement of storage node capacitance up to 60% is achieved by introducing the bottle etching process with LOCOS collar structure and the high-k node dielectric material (Al2O3). Hybrid STI structure is applied for void free gap filling, and high improvement of retention time is obtained by reduction of induced stress. Ultra Shallow Buried Strap (USBS) structure without silicide block process realizes the integration without any extra process after deep trench formation and extremely low strap resistance. No degradation of retention characteristics is observed by introducing Ni silicide on the top of storage node junction. Disposable sidewall spacer and Flash Lamp Anneal, which are key technologies of logic transistor, are also applied to eDRAM cell successfully. In addition, high functional test yield up to 61% has been obtained for 256Kb ADM.

引用

页码：14 / 15

页数：2

共 50 条

[1] 45nm CMOS platform technology (CMOS6) with high density embedded memories
Iwai, M
Oishi, A
Sanuki, T
Takegawa, Y
Komoda, T
Morimasa, Y
Ishimaru, K
Takayanagi, M
Eguchi, K
Matsushita, D
Muraoka, K
Sunouchi, K
Noguchi, T
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 12 - 13
[2] Fully compatible integration of high density embedded DRAM with 65nm CMOS technology (CMOS5)
Matsubara, Y
Habu, M
Matsuda, S
Honda, K
Morifuji, E
Yoshida, T
Kokubun, K
Yasumoto, K
Sakurai, T
Suzuki, T
Yoshikawa, J
Takahashi, E
Hiyama, K
Kanda, M
Ishizuka, R
Moriuchi, M
Koga, H
Fukuzaki, Y
Sogo, Y
Takahashi, H
Nagashima, N
Okamoto, Y
Yamada, S
Noguchi, T
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 423 - 426
[3] 45nm gateless anti-fuse cell with CMOS fully compatible process
Tsai, Yi-Hung
Chen, Hsin-Ming
Chiu, Hsin-Yi
Shih, Hung-Sheng
Lai, Han-Chao
King, Ya-Chin
Lin, Chrong Jung
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 95 - +
[4] A new self-aligned nitride MTP cell with 45nm CMOS fully compatible process
Huang, Chia-En
Chen, Hsin-Ming
Lai, Han-Chao
Chen, Ying-Je
King, Ya-Chin
Lin, Chrong Jung
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 91 - +
[5] A Novel Low Leakage and High Density 5T CMOS SRAM Cell in 45nm Technology
Gupta, Rohin
Gill, Sandeep Singh
Kaur, Navneet
2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
[6] A Bio-medical compatible Self bias opamp in 45nm CMOS technology
Nagulapalli, R.
Hayatleh, K.
Barker, S.
Zourob, S.
Yassine, N.
Sridevi, Sriadibhatla
2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
[7] Three-Dimensional Wafer Stacking using Cu TSV integrated with 45nm high performance SOI-CMOS embedded DRAM technology
Batra, Pooja
LaTulipe, Douglas
Skordas, Spyridon
Winstel, Kevin
Kothandaraman, Chandrasekharan
Himmel, Ben
Maier, Gary
He, Bishan
Gamage, Deepal Wehella
Golz, John
Lin, Wei
Vo, Tuan
Priyadarshini, Deepika
Hubbard, Alex
Cauffman, Kristian
Peethala, Brown
Barth, John
Kirihata, Toshiaki
Graves-Abe, Troy
Robson, Norman
Iyer, Subramanian
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
[8] High Performance Digital to Analog Converter Using CMOS 45nm Technology
Raju, David Solomon Y.
Shyamala, K.
Sumalatha, Ch
Sunilkumar, J.
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 357 - 361
[9] A Robust to PVT Fully-Differential Amplifier in 45nm SOI-CMOS Technology
Amaya, Andres
Villota, Francisco
Espinosa, Guillermo
2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
[10] High density and low leakage current based SRAM cell using 45nm technology
Akashe, Shyam
Sharma, Sanjay
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (04) : 536 - 552

← 1 2 3 4 5 →