High performance 70nm Gate Length Germanium-On-Insulator pMOSFET With High- /Metal Gate

被引：18

作者：

Romanjek, K. ^{[1
]}

Hutin, L. ^{[1
]}

Le Royer, C. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Jaud, M. -A. ^{[1
]}

Tabone, C. ^{[1
]}

Augendre, E. ^{[1
]}

Sanchez, L. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Grampeix, H. ^{[1
]}

Mazzocchi, V. ^{[1
]}

Soliveres, S. ^{[1
]}

Truche, R. ^{[1
]}

Clavelier, L. ^{[1
]}

Scheiblin, P. ^{[1
]}

Garros, X. ^{[1
]}

Reimbold, G. ^{[1
]}

Vinet, M. ^{[1
]}

Boulanger, F. ^{[1
]}

Deleonibus, S. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC, F-38054 Grenoble 9, France

来源：

ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2008年

关键词：

D O I：

10.1109/ESSDERC.2008.4681702

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate for the first time 70nm gate length TiN/HfO(2) pMOSFETs on 200mm GeOI wafers, with excellent performances: I(ON)=330 mu A/mu m & I(OFF)=1 mu A/mu m @ V(d)=1.2V (without germanide). These performances are obtained using adapted counterdoping and pocket implants. We report the best CV/I vs. I(OFF) trade-off for Ge or GeOI: CV/I=4.4ps, I(OFF)=00nA/mu m @ V(d)=-1V. Moreover, based on fine electrical characterizations (mu, D(it), R(access)...) at T=77-300K, in-depth analysis of both ON & OFF states were carried out. Besides, calibrated TCAD simulations were performed to predict the performance enhancements which can be theoretically reached after further device optimization. By using germanide and reducing both interface state density and diode leakage we expect I(ON)=450 mu A/mu m, I(OFF)=100nA/mu m @ V(d)=-1V for L(g)=70nm.

引用

页码：75 / 78

页数：4

共 50 条

[41] Bias Temperature Instability in High-κ/Metal Gate Transistors - Gate Stack Scaling Trends
Krishnan, Siddarth
Narayanan, Vijay
Cartier, Eduard
Ioannou, Dimitris
Zhao, Kai
Ando, Takashi
Kwon, Unoh
Linder, Barry
Stathis, James
Chudzik, Michael
Kerber, Andreas
Choi, Kisik
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[42] Impact of flash annealing on performance and reliability of high-κ/metal-gate MOSFETs for sub-45nm CMOS
Kalra, Pankaj
Majhi, Prashant
Heh, Dawei
Bersuker, Gennadi
Young, Chadwin
Vora, Nikhil
Harris, Rusty
Kirsch, Paul
Choi, Rino
Chang, Man
Lee, Joonmyoung
Hwang, Hyunsang
Tseng, Hsing-Huang
Jammy, Rajarao
Liu, Tsu-Jae King
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 353 - +
[43] Sub-20 nm Gate Length FinFET Design: Can High-κ Spacers Make a Difference?
Sachid, Angada B.
Francis, Roswald
Baghini, Maryam Shojaei
Sharma, Dinesh K.
Bach, Karl-Heinz
Mahnkopf, Reinhard
Rao, V. Ramgopal
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 697 - +
[44] Effect of UV/VUV enhanced RTP on process variation and device performance of metal gate high-κ gate stacks for the sub-90-nm CMOS regime
Damjanovic, D
Bolla, HK
Singh, R
Poole, KF
Senter, HF
Narayan, J
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) : 55 - 62
[45] Temperature scaling for 35nm gate length high-performance CMOS
Feudel, T
Horstmann, M
Gerhardt, M
Herden, M
Herrmann, L
Gehre, D
Krueger, C
Greenlaw, D
Raab, M
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2004, 7 (4-6) : 369 - 374
[46] Low-Voltage Steep Turn-On pMOSFET Using Ferroelectric High-κ Gate Dielectric
Cheng, Chun Hu
Chin, Albert
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (02) : 274 - 276
[47] Transfer-less Flexible and Transparent High-κ/Metal Gate Germanium Devices on Bulk Silicon (100)
Nassar, Joanna M.
Hussain, Aftab M.
Rojas, Jhonathan P.
Hussain, Muhammad M.
2014 IEEE 14TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2014, : 176 - 179
[48] High performance gate length 22 nm CMOS device with strained channel and EOT 1.2 nm
Xu, Qiuxia
Qian, He
Duan, Xiaofeng
Liu, Haihua
Wang, Dahai
Han, Zhengsheng
Liu, Ming
Chen, Baoqin
Li, Haiou
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (SUPPL.): : 283 - 290
[49] A Low-Leakage Epitaxial High-κ Gate Oxide for Germanium Metal-Oxide-Semiconductor Devices
Hu, Chengqing
McDaniel, Martin D.
Jiang, Aiting
Posadas, Agham
Demkov, Alexander A.
Ekerd, John G.
Yu, Edward T.
ACS APPLIED MATERIALS & INTERFACES, 2016, 8 (08) : 5416 - 5423
[50] Electrical characteristic fluctuation of 16-nm-gate high-κ/metal gate bulk FinFET devices in the presence of random interface traps
Sheng-Chia Hsu
Yiming Li
Nanoscale Research Letters, 9

← 1 2 3 4 5 →