High performance 70nm Gate Length Germanium-On-Insulator pMOSFET With High- /Metal Gate

被引:18
|
作者
Romanjek, K. [1 ]
Hutin, L. [1 ]
Le Royer, C. [1 ]
Pouydebasque, A. [1 ]
Jaud, M. -A. [1 ]
Tabone, C. [1 ]
Augendre, E. [1 ]
Sanchez, L. [1 ]
Hartmann, J. -M. [1 ]
Grampeix, H. [1 ]
Mazzocchi, V. [1 ]
Soliveres, S. [1 ]
Truche, R. [1 ]
Clavelier, L. [1 ]
Scheiblin, P. [1 ]
Garros, X. [1 ]
Reimbold, G. [1 ]
Vinet, M. [1 ]
Boulanger, F. [1 ]
Deleonibus, S. [1 ]
机构
[1] CEA, LETI, MINATEC, F-38054 Grenoble 9, France
来源
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2008年
关键词
D O I
10.1109/ESSDERC.2008.4681702
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate for the first time 70nm gate length TiN/HfO(2) pMOSFETs on 200mm GeOI wafers, with excellent performances: I(ON)=330 mu A/mu m & I(OFF)=1 mu A/mu m @ V(d)=1.2V (without germanide). These performances are obtained using adapted counterdoping and pocket implants. We report the best CV/I vs. I(OFF) trade-off for Ge or GeOI: CV/I=4.4ps, I(OFF)=00nA/mu m @ V(d)=-1V. Moreover, based on fine electrical characterizations (mu, D(it), R(access)...) at T=77-300K, in-depth analysis of both ON & OFF states were carried out. Besides, calibrated TCAD simulations were performed to predict the performance enhancements which can be theoretically reached after further device optimization. By using germanide and reducing both interface state density and diode leakage we expect I(ON)=450 mu A/mu m, I(OFF)=100nA/mu m @ V(d)=-1V for L(g)=70nm.
引用
收藏
页码:75 / 78
页数:4
相关论文
共 50 条
  • [31] Nanosized metal grains induced electrical characteristic fluctuation in 16-nm-gate high-κ/metal gate bulk FinFET devices
    Li, Yiming
    Cheng, Hui-Wen
    Yiu, Chun-Yen
    Su, Hsin-Wen
    MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1240 - 1242
  • [32] On the mobility in high-κ/metal gate MOSFETs:: Evaluation of the high-κ phonon scattering impact
    Weber, Olivier
    Casse, Mikael
    Thevenod, Laurent
    Ducroquet, Frederique
    Ernst, Thomas
    Deleonibus, Simon
    SOLID-STATE ELECTRONICS, 2006, 50 (04) : 626 - 631
  • [33] High-performance dual-gate carbon nanotube FETs with 40-nm gate length
    Lin, YM
    Appenzeller, J
    Chen, ZH
    Chen, ZG
    Cheng, HM
    Avouris, P
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 823 - 825
  • [34] On the sub-nm EOT scaling of high-κ gate stacks
    Markov, S.
    Roy, S.
    Fiegna, C.
    Sangiorgi, E.
    Asenov, A.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 99 - +
  • [35] High performance high-k/metal gate ge pMOSFETs with gate lengths down to 125 nm and halo implant
    De Jaeger, B.
    Nicholas, G.
    Brunco, D. P.
    Eneman, G.
    Meuris, M.
    Heyns, M. M.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 462 - +
  • [36] Reverse Temperature Dependence of Circuit Performance in High-κ/Metal-Gate Technology
    Han, Shu-Jen
    Guo, Dechao
    Wang, Xinlin
    Mocuta, Anda C.
    Henson, William K.
    Rim, Ken
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1344 - 1346
  • [37] Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process
    McMahon, W.
    Tian, C.
    Uppal, S.
    Kothari, H.
    Jin, M.
    LaRosa, G.
    Nigam, T.
    Kerber, A.
    Linder, B. P.
    Cartier, E.
    Lai, W. L.
    Liu, Y.
    Ramachandran, R.
    Kwon, U.
    Parameshwaran, B.
    Krishnan, S.
    Narayanan, V.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [38] Advanced germanium MOSFET technologies with high-κ gate dielectrics and shallow junctions
    Chui, CO
    Saraswat, KC
    2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 245 - 252
  • [39] Nanoscale germanium MOS dielectrics -: Part II:: High-κ gate dielectrics
    Chui, Chi On
    Kim, Hyoungsub
    Chi, David
    McIntyre, Paul C.
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (07) : 1509 - 1516
  • [40] Characteristics of Pt and TaN metal gate electrode for high-κ hafnium oxide gate dielectrics
    Choi, KJ
    Yoon, SG
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (03) : G47 - G49