Sub-20 nm Gate Length FinFET Design: Can High-κ Spacers Make a Difference?

被引：0

作者：

Sachid, Angada B. ^{[1
]}

Francis, Roswald ^{[1
]}

Baghini, Maryam Shojaei ^{[1
]}

Sharma, Dinesh K. ^{[1
]}

Bach, Karl-Heinz ^{[2
]}

Mahnkopf, Reinhard ^{[2
]}

Rao, V. Ramgopal ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, Ctr Excellence Nanotechnol, Bombay, Maharashtra, India

[2] Infineon Technol AG, Munich, Germany

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Sub-20 nm gate length FinFETs, are constrained by the very thin fin thickness (T-FIN) necessary to maintain acceptable short-channel performance. For the 45 nm technology node and below, a novel device design methodology for undoped underlapped FinFETs with high-kappa spacers is presented to achieve higher circuit speed and SRAM cells with higher stability, lower leakage, faster access times and higher robustness to process variations compared to overlapped FinFETs. While comparing different FinFETs, we propose ON-current per fin as the parameter to be optimized instead of ON-current normalized to electrical width.

引用

页码：697 / +

页数：3

共 50 条

[1] Gate breakdown induced stuck bits in sub-20 nm FinFET SRAM
Sun, Qian
Chi, Yaqing
Guo, Yang
Liang, Bin
Tao, Ming
Wu, Zhenyu
Guo, Hongxia
Zheng, Qiwen
Chen, Wangyong
Gao, Yulin
Zhao, Peixiong
Li, Xingji
Chen, Jianjun
Luo, Deng
Sun, Hanhan
Fang, Yahao
APPLIED PHYSICS LETTERS, 2024, 125 (02)
[2] Sub-20 nm GaAs junctionless FinFET for biosensing application
Chhabra, Anuj
Kumar, Ajay
Chaujar, Rishu
VACUUM, 2019, 160 : 467 - 471
[3] Spacer defined FinFET: Active area patterning of sub-20 nm fins with high density
Degroote, B.
Rooyackers, R.
Vandeweyer, T.
Collaert, N.
Boullart, W.
Kunnen, E.
Shamiryan, D.
Wouters, J.
Van Puymbroeck, J.
Dixit, A.
Jurczak, M.
MICROELECTRONIC ENGINEERING, 2007, 84 (04) : 609 - 618
[4] High Performance Quantum Well InGaAs-On-Si MOSFETs With sub-20 nm Gate Length For RF Applications
Zota, C. B.
Convertino, C.
Baumgartner, Y.
Sousa, M.
Caimi, D.
Czornomaz, L.
2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
[5] Predictive and prospective calibrated TCAD to improve device performances in sub-20 nm gate length p-FinFETs
Eyben, Pierre
De Keersgieter, An
Matagne, Philippe
Chiarella, Thomas
Porret, Clement
Hikavyy, Andriy
Siew, Yong Kong
Goux, Ludovic
Mitard, Jerome
Horiguchi, Naoto
JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (04)
[6] On the sub-nm EOT scaling of high-κ gate stacks
Markov, S.
Roy, S.
Fiegna, C.
Sangiorgi, E.
Asenov, A.
ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 99 - +
[7] High Temperature Performance of Flexible SOI FinFETs with Sub-20 nm Fins
Diab, A.
Sevilla, G. A. Torres
Ghoneim, M. T.
Hussain, M. M.
2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
[8] High aspect ratio InGaAs FinFETs with sub-20 nm fin width
Vardi, Alon
Lin, Jianqiang
Lu, Wenjie
Zhao, Xin
del Alamo, Jesus A.
2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
[9] Exploring Sub-20nm FinFET Design with Predictive Technology Models
Sinha, Saurabh
Yeric, Greg
Chandra, Vikas
Cline, Brian
Cao, Yu
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 283 - 288
[10] Analog and RF assessment of sub-20 nm 4H-SiC trench gate MOSFET for high frequency applications
Chaujar, Rishu
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 98 : 51 - 57

← 1 2 3 4 5 →