High performance 70nm Gate Length Germanium-On-Insulator pMOSFET With High- /Metal Gate

被引：18

作者：

Romanjek, K. ^{[1
]}

Hutin, L. ^{[1
]}

Le Royer, C. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Jaud, M. -A. ^{[1
]}

Tabone, C. ^{[1
]}

Augendre, E. ^{[1
]}

Sanchez, L. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Grampeix, H. ^{[1
]}

Mazzocchi, V. ^{[1
]}

Soliveres, S. ^{[1
]}

Truche, R. ^{[1
]}

Clavelier, L. ^{[1
]}

Scheiblin, P. ^{[1
]}

Garros, X. ^{[1
]}

Reimbold, G. ^{[1
]}

Vinet, M. ^{[1
]}

Boulanger, F. ^{[1
]}

Deleonibus, S. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC, F-38054 Grenoble 9, France

来源：

ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2008年

关键词：

D O I：

10.1109/ESSDERC.2008.4681702

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate for the first time 70nm gate length TiN/HfO(2) pMOSFETs on 200mm GeOI wafers, with excellent performances: I(ON)=330 mu A/mu m & I(OFF)=1 mu A/mu m @ V(d)=1.2V (without germanide). These performances are obtained using adapted counterdoping and pocket implants. We report the best CV/I vs. I(OFF) trade-off for Ge or GeOI: CV/I=4.4ps, I(OFF)=00nA/mu m @ V(d)=-1V. Moreover, based on fine electrical characterizations (mu, D(it), R(access)...) at T=77-300K, in-depth analysis of both ON & OFF states were carried out. Besides, calibrated TCAD simulations were performed to predict the performance enhancements which can be theoretically reached after further device optimization. By using germanide and reducing both interface state density and diode leakage we expect I(ON)=450 mu A/mu m, I(OFF)=100nA/mu m @ V(d)=-1V for L(g)=70nm.

引用

页码：75 / 78

页数：4

共 50 条

[1] High performance 70 nm gate length germanium-on-insulator pMOSFET with high-k/metal gate
Romanjek, K.
Hutin, L.
Le Royer, C.
Pouydebasque, A.
Jaud, M. -A.
Tabone, C.
Augendre, E.
Sanchez, L.
Hartmann, J. -M.
Grampeix, H.
Mazzocchi, V.
Soliveres, S.
Truche, R.
Clavelier, L.
Scheiblin, P.
Garros, X.
Reimbold, G.
Vinet, M.
Boulanger, F.
Deleonibus, S.
SOLID-STATE ELECTRONICS, 2009, 53 (07) : 723 - 729
[2] High Performance Tri-gate Germanium-on-insulator Based Junctionless Nanowire Transistors
Sun, Chuanchuan
Liang, Renrong
Wang, Jing
Xu, Jun
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 263 - 268
[3] Damascene metal gate for 70nm CMOS process
Guillaumot, B
Ducroquet, F
Ernst, T
Guegan, G
Galon, C
Renard, C
Prévitali, B
Rivoire, M
Nier, ME
Tedesco, S
Fargeot, T
Achard, H
Deleopibus, S
SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 793 - 802
[4] Gate Length Scaling and High Drive Currents Enabled for High Performance SOI Technology using High-κ/Metal Gate
Henson, K.
Bu, H.
Na, M. H.
Liang, Y.
Kwon, U.
Krishnan, S.
Schaeffer, J.
Jha, R.
Moumen, N.
Carter, R.
Dewan, C.
Donaton, R.
Guo, D.
Hargrove, M.
He, W.
Mo, R.
Ramachandran, R.
Ramani, K.
Schonenberg, K.
Tsang, Y.
Wang, X.
Gribelyuk, M.
Yan, W.
Shepard, J.
Cartier, E.
Frank, M.
Harley, E.
Arndt, R.
Knarr, R.
Bailey, T.
Zhang, B.
Wong, K.
Graves-Abe, T.
Luckowski, E.
Park, D-G.
Narayanan, V.
Chudzik, M.
Khare, M.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 645 - +
[5] High performance 60 nm gate length germanium p-MOSFETs with Ni germanide metal source/drain
Yamamoto, Toyoji
Yamashita, Yoshimi
Harada, Masatomi
Taoka, Noriyuki
Ikeda, Keiji
Suzuki, Kunihiro
Kiso, Osamu
Sugiyama, Naoharu
Takagi, Shin-ichi
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 1041 - +
[6] Flexible High-κ/Metal Gate Metal/Insulator/Metal Capacitors on Silicon (100) Fabric
Rojas, Jhonathan Prieto
Ghoneim, Mohamed Tarek
Young, Chadwin D.
Hussain, Muhammad Mustafa
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) : 3305 - 3309
[7] Germanium pMOSFETs with Schottky-barrier germanide S/D, high-κ gate dielectric and metal gate
Zhu, SY
Li, R
Lee, SJ
Li, MF
Du, AY
Singh, J
Zhu, CX
Chin, A
Kwong, DL
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) : 81 - 83
[8] High-κ/Metal Gate Science and Technology
Guha, Supratik
Narayanan, Vijay
ANNUAL REVIEW OF MATERIALS RESEARCH, 2009, 39 : 181 - 202
[9] Effects of Small Geometries on the Performance of Gate First High-κ Metal Gate NMOS Transistors
Walke, Amey M.
Mohapatra, Nihar R.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2582 - 2588
[10] The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's
Cheng, BH
Cao, M
Rao, R
Inani, A
Voorde, PV
Greene, WM
Stork, JMC
Yu, ZP
Zeitzoff, PM
Woo, JCS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1537 - 1544

← 1 2 3 4 5 →