共 50 条
- [3] Celerity: High-Level C plus plus for Accelerator Clusters EURO-PAR 2019: PARALLEL PROCESSING, 2019, 11725 : 291 - 303
- [4] C2RTL: A High-level Synthesis System for IP Lookup and Packet Classification 2021 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (IEEE HPSR), 2021,
- [5] A describing method of latency tolerant hardware for a pure ANSI-C/C plus plus based high-level synthesis technology PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 18TH '13), 2013, : 387 - 390
- [6] Automated C/C plus plus Program Repair for High-Level Synthesis via Large Language Models PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
- [7] The Relationship of Code Coverage Metrics on High-level and RTL Code 2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 138 - 141
- [8] Enabling Programmable Data Planes with C plus plus and High-Level Synthesis for Custom Packet Forwarding 2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 180 - 184
- [9] MemPick: High-Level Data Structure Detection in C/C plus plus Binaries 2013 20TH WORKING CONFERENCE ON REVERSE ENGINEERING (WCRE), 2013, : 32 - 41
- [10] A method for the generation of HDL code at the RTL level from a high-level formal specification language 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1095 - 1098