A Method to Abstract RTL IP Blocks into C plus plus Code and Enable High-Level Synthesis

被引:0
|
作者
Bombieri, Nicola [1 ]
Liu, Hung-Yi
Fummi, Franco [1 ]
Carloni, Luca
机构
[1] Univ Verona, Dip Informat, I-37100 Verona, Italy
关键词
RTL IP reuse; System-level Design;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a method to automatically generate a synthesizable C++ specification from the given RTL design of an IP block, by abstracting away most of its micro-architectural characteristics while preserving its functionality. The goal is twofold: recover the IP block specification for system-level design, and enable the derivation of more optimized implementations through high-level synthesis. The C++ specification can be generated with different interfaces thus allowing the IP model to be reused across different system platforms. Experimental results show that the proposed approach not only enhances the reusability of the recovered IP block but also unveils a richer design space to explore.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Leveraging Modern C plus plus in High-Level Synthesis
    Lahti, Sakari
    Rintala, Matti
    Hamalainen, Timo D.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (04) : 1123 - 1132
  • [2] High Level Congestion Detection from C/C plus plus Source Code for High Level Synthesis
    Tatsuoka, Masato
    Kaneko, Mineo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2020, E103A (12) : 1437 - 1446
  • [3] Celerity: High-Level C plus plus for Accelerator Clusters
    Thoman, Peter
    Salzmann, Philip
    Cosenza, Biagio
    Fahringer, Thomas
    EURO-PAR 2019: PARALLEL PROCESSING, 2019, 11725 : 291 - 303
  • [4] C2RTL: A High-level Synthesis System for IP Lookup and Packet Classification
    Islam, Md Iftakharul
    Khan, Javed, I
    2021 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (IEEE HPSR), 2021,
  • [5] A describing method of latency tolerant hardware for a pure ANSI-C/C plus plus based high-level synthesis technology
    Yamawaki, Akira
    Serikawa, Seiichi
    PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 18TH '13), 2013, : 387 - 390
  • [6] Automated C/C plus plus Program Repair for High-Level Synthesis via Large Language Models
    Xu, Kangwei
    Zhang, Grace Li
    Yin, Xunzhao
    Zhuo, Cheng
    Schlichmann, Ulf
    Li, Bing
    PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
  • [7] The Relationship of Code Coverage Metrics on High-level and RTL Code
    Sanguinetti, John
    Zhang, Eugene
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 138 - 141
  • [8] Enabling Programmable Data Planes with C plus plus and High-Level Synthesis for Custom Packet Forwarding
    Guimaraes, Nathan
    Saquetti, Mateus
    Rodrigues, Pablo
    Cordeiro, Weverton
    Azambuja, Jose Rodrigo
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 180 - 184
  • [9] MemPick: High-Level Data Structure Detection in C/C plus plus Binaries
    Haller, Istvan
    Slowinska, Asia
    Bos, Herbert
    2013 20TH WORKING CONFERENCE ON REVERSE ENGINEERING (WCRE), 2013, : 32 - 41
  • [10] A method for the generation of HDL code at the RTL level from a high-level formal specification language
    Kountouris, AA
    Wolinski, C
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1095 - 1098