Robust design of LV/LP low-distortion CMOS rail-to-rail input stages

被引:4
|
作者
Lin, CH [1 ]
Ismail, M
Pimenta, T
机构
[1] Ohio State Univ, Dept Elect Engn, Analog VLSI Lab, Columbus, OH 43210 USA
[2] Escola Fed Engn Itajuba, Itajuba, Brazil
关键词
robust; low voltage; rail-to-rail; constant-g(m) input stage; Maximum Current Selecting Circuit; Transconductance Equalizer Bias Circuit;
D O I
10.1023/A:1008377925289
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Two robust CMOS rail-to-rail OpAmp input stages are presented for low voltage (less than or equal to 3 V) applications. The robust input stages are implemented using two recently reported universal approaches to achieve constant transconductance. Transconductance control circuit is also introduced to compensate for K-p, K-n mismatch of PMOS and NMOS differential pairs in the input stage. The input stages are designed for operation in the strong inversion and have a rail-to-rail common mode input voltage range. Compared with an OpAmp with simple complementary input pairs, a two stage rail-to-rail OpAmp design example exhibits lower total harmonic distortion (THD) levels over the entire common mode input voltage range.
引用
收藏
页码:153 / 162
页数:10
相关论文
共 50 条
  • [1] Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input Stages
    Chi-Hung Lin
    Mohammed Ismail
    Tales Pimenta
    [J]. Analog Integrated Circuits and Signal Processing, 1999, 21 : 153 - 162
  • [2] Design of improved rail-to-rail low-distortion and low-stress switches in advanced CMOS technologies
    Galhardo, A.
    Goes, J.
    Paulino, N.
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (01) : 13 - 22
  • [3] Design of improved rail-to-rail low-distortion and low-stress switches in advanced CMOS technologies
    Galhardo, A.
    Goes, J.
    Paulino, N.
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 218 - +
  • [4] Design of improved rail-to-rail low-distortion and low-stress switches in advanced CMOS technologies
    A. Galhardo
    J. Goes
    N. Paulino
    [J]. Analog Integrated Circuits and Signal Processing, 2010, 64 : 13 - 22
  • [5] Low-voltage, low-distortion and rail-to-rail CMOS sample and hold circuit
    Tanno, K
    Sato, K
    Tanaka, H
    Ishizuka, O
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (10) : 2696 - 2698
  • [6] Novel and robust constant-gm technique for rail-to-rail CMOS amplifier input stages
    Yan, SL
    Hu, JY
    Song, TY
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2563 - 2566
  • [7] A new CMOS rail-to-rail low distortion balanced output transconductor
    Youssef, MA
    Soliman, AM
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 40 (01) : 75 - 82
  • [8] A New CMOS Rail-to-Rail Low Distortion Balanced Output Transconductor
    Mohamed A. Youssef
    Ahmed M. Soliman
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 40 : 75 - 82
  • [9] Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage
    Sakurai, S
    Ismail, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 146 - 156
  • [10] Low voltage CMOS power amplifier with rail-to-rail input and output
    Loikkanen, M
    Kostamovaara, J
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 183 - 192