Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors

被引：16
|
作者：
Tang, Guang-Ming [1 ]
Qu, Pei-Yao [1 ]
Ye, Xiao-Chun [1 ]
Fan, Dong-Rui [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2018年 / 28卷 / 04期
基金：
中国国家自然科学基金;
关键词：
Arithmetic logic unit (ALU); microprocessor; rapid single-flux-quantum (RSFQ); superconducting integrated circuits; FLUX-QUANTUM MICROPROCESSOR; SFQ MICROPROCESSOR; IMPLEMENTATION;
D O I：
10.1109/TASC.2018.2799994
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 16-bit bit-slice arithmetic logic unit (ALU) is proposed for 32-/64-bit rapid single-flux-quantum microprocessors. It is based on a Ladner-Fischer adder. The ALU covers all of the ALU operations for MIPS32 instructions set. And each of the two 64-bit operands is dividedinto four slices of 16 bits each. The ALU uses synchronous concurrent-flow clocking and consists of 11 pipeline stages. The proposed ALU can be used for any 16n-bit processing.
引用
下载
收藏
页数：5
相关论文
共 50 条
  • [1] Logic Design of a 16-bit Bit-Slice Shifter for 64-bit RSFQ Microprocessors
    Xuan, Wei
    Tang, Guang-Ming
    Qu, Pei-Yao
    Tang, Zhi-Min
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [2] 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors
    Tang, Guang-Ming
    Takata, Kensuke
    Tanaka, Masamitsu
    Fujimaki, Akira
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (01)
  • [3] Logic Design of a 4-bit Bit-Slice Matrix Multiplier for 32-bit RSFQ Artificial Intelligence Processors
    Tang, Guang-Ming
    2017 16TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2017,
  • [4] 32 x 32-Bit 4-Bit Bit-Slice Integer Multiplier for RSFQ Microprocessors
    Tang, Guang-Ming
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (03)
  • [5] SBC PROTOTYPING SYSTEM FOR 32-/64-BIT MICROPROCESSORS
    不详
    COMPUTER DESIGN, 1995, 34 (01): : 112 - 112
  • [6] An 8-bit Bit-Slice TEA-Cryptographic Accelerator for 64-bit RSFQ Secure Coprocessors
    Yu, Pei-Shi
    Tang, Guang-Ming
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [7] DESIGN OF A 16-BIT MICROPROGRAMMABLE COMPUTER WITH BIT-SLICE DEVICES
    IBRAHIM, D
    MICROPROCESSORS AND MICROSYSTEMS, 1980, 4 (03) : 95 - 100
  • [8] Design of 64-Bit Arithmetic Logic Unit Using Improved Timing Characterization Methodology for RSFQ Cell Library
    Inamdar, Amol
    Ravi, Jushya
    Miller, Stephen
    Meher, Sukanya S.
    Celik, M. Eren
    Gupta, Deepnarayan
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [9] qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit
    Kundu, Souvik
    Datta, Gourav
    Beerel, Peter A.
    Pedram, Massoud
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [10] A 4-bit Bit-Slice Multiplier for a 32-bit RSFQ Microprocessor
    Tang, Guang-Ming
    Takagi, Kazuyoshi
    Takagi, Naofumi
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
12345