A 100MHz-2GHz Wireless Receiver in 40-nm CMOS for Software-Defined Radio

被引：0
|
作者：
Peng, Y. [1 ]
Liu, Y. [1 ]
Yang, F. [1 ]
Zhang, X. L. [1 ]
Yu, X. P. [2 ]
Lu, Z. H. [2 ]
Lim, W. M. [2 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
来源：
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2011年
关键词：
Software-Defined Radio; Receiver; 40nm CMOS; Wideband; Low Noise Amplifier; Front-end; DIGITAL CMOS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Software-defined radio (SDR), one of solutions to realize multi-mode terminal for mobile communication standards, has attracted intensive studies. A wideband wireless receiver is designed in a 40-nm CMOS process for SDR, which can cover the frequency range from 100MHz to 2GHz. The wideband RF front-end includes a low noise amplifier (LNA), a mixer, intermediate frequency amplifier (IF AMP) and a variable gain amplifier (VGA). The focal point of the design lies in the wideband LNA. The wideband inductorless LNA with 1.1-V supply is a two-stage amplifier that can operates from 100MHz to 2GHz. The noise figure (NF) of the LNA is 2.2-2.4 dB while it can achieve gains of 24-12 dB and 0- -12 dB when working under the active mode and passive mode, respectively. The whole system provides a NF of 3.2-3.5 dB with 5.02mw power consumption.
引用
收藏
页数：2
相关论文
共 50 条
  • [41] Process corner detection by skew inverters for 500 MHZ 2 x VDD output buffer using 40-nm CMOS technology
    Wang, Chua-Chin
    Lu, Wen-Je
    Juan, Kai-Wei
    Lin, Wei
    Tseng, Hsin-Yuan
    Juan, Chun-Ying
    MICROELECTRONICS JOURNAL, 2015, 46 (01) : 1 - 11
  • [42] A 0.1∼4GHz Receiver and 0.1∼6GHz Transmitter with Reconfigurable 10∼100MHz Signal Bandwidth in 65nm CMOS
    Zhang, Xinwang
    Yin, Yun
    Cao, Meng
    Sun, Zhigang
    Fu, Ling
    Xia, Zhaokang
    Feng, Hongxing
    Zhang, Xing
    Chi, Baoyong
    Xu, Ming
    Wang, Zhihua
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [43] A 2 x 20-Gb/s, 1.2-pJ/bit, Time-Interleaved Optical Receiver in 40-nm CMOS
    Huang, Shih-Hao
    Hung, Zheng-Hao
    Chen, Wei-Zen
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 97 - 100
  • [44] A 670-GHz 4 x 2 Oscillator-Radiator Array Achieving 7.4-dBm EIRP in 40-nm CMOS
    Guimaraes, Gabriel
    Reynaert, Patrick
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (11) : 3399 - 3411
  • [45] A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer in 40 nm CMOS
    Jang, Sunmin
    Jeong, Jaehun
    Lu, Rundao
    Flynn, Michael P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (05) : 1302 - 1312
  • [46] An Integrated Burst-Mode 2R Receiver Employing Fast Residual Offset Canceller for XGS-PON in 40-nm CMOS
    Xia, Yifei
    Ma, Shuaizhe
    Zhao, Wanqing
    Li, Jia
    Yang, Ruixuan
    Yang, Yuye
    Liu, Xi
    Zhang, Feiyang
    Yang, Jianyu
    Shi, Wenbo
    Jing, Lei
    Gui, Xiaoyan
    Zhang, Bing
    Geng, Li
    Li, Dan
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [47] A 0.2-2.6 GHz Reconfigurable Receiver Using RF-Gain-Adapted Impedance Matching and Gm-Separated IQ-Leakage Suppression Structure in 40-nm CMOS
    Yang, Zhaolin
    Jin, Jing
    Liu, Xiaoming
    Zhou, Jianjun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 234 - 247
  • [48] A Wideband 28GHz Power Amplifier Supporting 8x100MHz Carrier Aggregation for 5G in 40nm CMOS
    Shakib, Sherif
    Elkholy, Mohamed
    Dunworth, Jeremy
    Aparin, Vladimir
    Entesari, Kamran
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 44 - 44
  • [49] A 60 GHz Low Power Self-mixing Receiver in 65-nm CMOS for a Radio-Triggered Battery-Less Monolithic Wireless Sensor
    Gao, Hao
    Matters-Kammerer, Marion K.
    Baltus, Peter G. M.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (02) : 240 - 250
  • [50] A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS
    Edward, Alexander
    Liu, Qiyuan
    Briseno-Vidrios, Carlos
    Kinyua, Martin
    Soenen, Eric G.
    Karsilayan, Aydin Ilker
    Silva-Martinez, Jose
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (02) : 448 - 459
12345