A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer in 40 nm CMOS

被引:20
|
作者
Jang, Sunmin [1 ]
Jeong, Jaehun [2 ]
Lu, Rundao [1 ]
Flynn, Michael P. [1 ]
机构
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Broadcom, Irvine, CA 92617 USA
关键词
5G mobile communication; bit stream processing (BSP); delta-sigma modulation; digital beamforming (DBF); linear antenna array; linearity; multi-in multi-out (MIMO); phased array; receiver; SIGMA-DELTA MODULATOR; MIMO SYSTEMS; DB SNDR; MW; CONVERTER; DIVERSITY; ADC;
D O I
10.1109/JSSC.2018.2791483
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 1 GHz intermediate frequency, 16-element, 4-beam digital beamformer facilitates multi-in multi-out, 5G mobile, and other emerging communication standards. Digital beamforming has been limited by high power consumption, large die area, and the need for a large number of analog-to-digital converters (ADCs). The proposed digital beamformer addresses these issues by combining interleaved bit stream processing (IL-BSP) with power- and area-efficient continuous-time bandpass delta-sigma modulators (CTBPDSMs). Compared to conventional DSP, IL-BSP reduces both power and area by 80%. The new CTBPDSM architecture reduces ADC area by 67% and the energy per conversion by 43% with a powerand area-efficient three-stage nested G(m)-C op-amp and a passive summer. With an 11.2 dB array gain, the digital beamformer achieves a 58.5 dB signal to noise and distortion ratio and a 59.6 dB SNR over a 100 MHz bandwidth. Thanks to the accurate digitization and digital processing, the measured beam patterns of the four simultaneous beams are near ideal.
引用
收藏
页码:1302 / 1312
页数:11
相关论文
共 18 条
  • [1] A 16-Element 4-Beam 1GHz-IF 100MHz-Bandwidth Interleaved Bit-Stream Digital Beamformer in 40nm CMOS
    Jang, Sunmin
    Jeong, Jaehun
    Lu, Rundao
    Flynn, Michael P.
    2017 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2017, : 124 - 127
  • [2] A True Time Delay 16-Element 4-Beam Digital Beamformer
    Jang, Sunmin
    Lu, Rundao
    Jeong, Jaehun
    Flynn, Michael P.
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 12 - 15
  • [3] A 1-GHz 16-Element Four-Beam True-Time-Delay Digital Beamformer
    Jang, Sunmin
    Lu, Rundao
    Jeong, Jaehun
    Flynn, Michael P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (05) : 1304 - 1314
  • [4] A 0.5-3 GHz I/Q Interleaved Direct-Digital RF Modulator with up to 320 MHz Modulation Bandwidth in 40 nm CMOS
    Shen, Yiyu
    Bootsman, Rob
    Alavi, Morteza S.
    de Vreede, Leonardus
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [5] A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS
    Xinwang Zhang
    Baoyong Chi
    Meng Cao
    Ling Fu
    Zhaokang Xia
    Yun Yin
    Hongxing Feng
    Xing Zhang
    Patrick Chiang
    Zhihua Wang
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 567 - 582
  • [6] A 4-bit 36 GS/s ADC with 18 GHz Analog Bandwidth in 40 nm CMOS Process
    Jia, Hanbo
    Guo, Xuan
    Zheng, Xuqiang
    Xu, Xiaodi
    Wu, Danyu
    Zhou, Lei
    Wu, Jin
    Liu, Xinyu
    ELECTRONICS, 2020, 9 (10) : 1 - 17
  • [7] A 71-to-86GHz Packaged 16-Element by 16-Beam Multi-User Beamforming Integrated Receiver in 28nm CMOS
    Naviasky, Emily
    Lotti, Lorenzo
    LaCaille, Greg
    Nikolic, Borivoje
    Alon, Elad
    Niknejad, Ali
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 218 - +
  • [8] A 0.1-4 GHz SDR receiver with reconfigurable 10-100 MHz signal bandwidth in 65 nm CMOS
    Zhang, Xinwang
    Chi, Baoyong
    Cao, Meng
    Fu, Ling
    Xia, Zhaokang
    Yin, Yun
    Feng, Hongxing
    Zhang, Xing
    Chiang, Patrick
    Wang, Zhihua
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 567 - 582
  • [9] Circular Array N-Beam Digital Beamformer Having Low Arithmetic Complexity: 16 Simultaneous 100 MHz Beams at 2.4 GHz
    Ariyarathna, Viduneth
    Madanayake, Arjuna
    IEEE Transactions on Radar Systems, 2023, 1 : 318 - 324
  • [10] A 0.1∼4GHz Receiver and 0.1∼6GHz Transmitter with Reconfigurable 10∼100MHz Signal Bandwidth in 65nm CMOS
    Zhang, Xinwang
    Yin, Yun
    Cao, Meng
    Sun, Zhigang
    Fu, Ling
    Xia, Zhaokang
    Feng, Hongxing
    Zhang, Xing
    Chi, Baoyong
    Xu, Ming
    Wang, Zhihua
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,