Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[41] A Novel Power Efficient N-MOS Based 1-Bit Full Adder
Datta, Debanjana
Datta, Debarshi
2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
[42] Memristor based XNOR for high speed area efficient 1-bit Full Adder
Singh, Anuradha
2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1549 - 1553
[43] Design, Simulation and Analysis of Energy Efficient 1-Bit Full Adder at 90nm CMOS Technology for Deep Submicron Levels
Jain, Rohan
Singh, Prateek
Sharma, Anmol
Sharma, Rajiv
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1444 - 1449
[44] New High Performance 1-Bit Full Adder Using Domino Logic
Verma, Shekhar
Kumar, Dhirendra
Marwah, Gaganpreet Kaur
2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 961 - 965
[45] An Architecture for Energy-efficient Hybrid Full Adder and its CMOS Implementation
Bagaan, Madhu
Pandey, Jai Gopal
Dhiman, Gaurav
2017 CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (CICT), 2017,
[46] Multioperative reversible gate design with implementation of 1-bit full adder and subtractor along with energy dissipation analysis
Riyaz, Sadat
Naz, Syed Farah
Sharma, Vijay Kumar
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (04) : 990 - 1012
[47] Design and Implementation of a 1-bit FinFET Full Adder Cell for ALU in Subthreshold Region
Tahrim, 'Aqilah Binti Abdul
Tan, Michael Loong Peng
2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 44 - 47
[48] An Energy-Efficient Full Adder Cell Using CNFET Technology
Reshadinezhad, Mohammad Reza
Moaiyeri, Mohammad Hossein
Navi, Kaivan
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 744 - 751
[49] Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology
Yavar Safaei Mehrabani
Mohammad Eshghi
Circuits, Systems, and Signal Processing, 2015, 34 : 761 - 761
[50] Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed
Arul, A.
Kathirvelu, M.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 111 - 130

← 1 2 3 4 5 →