Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[31] A scalable high-speed hybrid 1-bit full adder design using XOR-XNOR module
Hasan, Mehedi
Islam, Sharnali
Hossain, Mainul
Zaman, Hasan U.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (11) : 3597 - 3606
[32] Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET Technology
Niranjan, Neeraj Kumar
Singh, Rajendra Bahadur
Rizvi, Navaid Z.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4267 - 4272
[33] Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems
Zareei, Zahra
Bagherizadeh, Mehdi
Shafiabadi, MohammadHossein
Mehrabani, Yavar Safaei
MICROELECTRONICS JOURNAL, 2021, 108
[34] Energy-Efficient Hybrid Full Adder (EEHFA) for Arithmetic Applications
Rajagopal, Thiruvengadam
Chakrapani, Arvind
NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2022, 45 (02): : 165 - 168
[35] Energy-Efficient Hybrid Full Adder (EEHFA) for Arithmetic Applications
Thiruvengadam Rajagopal
Arvind Chakrapani
National Academy Science Letters, 2022, 45 : 165 - 168
[36] Area-Efficient High-Speed Hybrid 1-bit Full Adder Circuit Using Modified XNOR Gate
Kadu, Chaitali P.
Sharma, Manish
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[37] New improved 1-bit full adder cells
Veeramachaneni, Sreehari
Srinivas, M. B.
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 701 - 704
[38] Efficient 1-Bit Hybrid Full Adder Design with Low Power Delay Product Using FinFET-TGDI Technology: Simulation and Comparative Study
Bhau, Parthiv
Savani, Vijay
EMERGING VLSI DEVICES, CIRCUITS AND ARCHITECTURES, VDAT 2023, 2025, 1234 : 247 - 262
[39] Implementation of Low Power 1-bit Hybrid Full Adder using 22 nm CMOS Technology
Keerthana, M.
Ravichandran, T.
2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 1215 - 1217
[40] A Low-Power CLA Adder using a 1-bit Hybrid Full-Adder on the 45nm Technology
Bonam, Raghavaiah
Mareedu, Sai Surya
Kumar, J. Prasanth
2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,

← 1 2 3 4 5 →