Design of Low-power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process

被引：1

作者：

Sam, D. S. Shylu ^{[1
]}

Paul, P. Sam ^{[1
]}

Jingle, Diana Jeba ^{[2
]}

Paul, P. Mano ^{[3
]}

Samuel, Judith ^{[1
]}

Reshma, J. ^{[1
]}

Sarah, P. ^{[1
]}

Evangeline, Sudeepa G. ^{[1
]}

机构：

[1] Karunya Inst Technol & Sci, Coimbatore, India

[2] Christ Deemed Univ, Bangalore, India

[3] Alliance Univ, Bangalore, India

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS | 2022年 / 68卷 / 03期

关键词：

FLASH ADC; Low Power; Dynamic Comparator; Encoder;

D O I：

10.24425/ijet.2022.141275

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used. Hence openloop comparator and mux-based encoder are used to obtain improved performance. Simulation results show that the simulated design consumes 0.265mW of power in 90nm CMOS technology using cadence-virtuoso software. The circuit operates with an operating frequency of 100MHz and a supply voltage of 1V.

引用

页码：565 / 570

页数：6

共 50 条

[41] 90nm RF CMOS technology for low-power 900MHz applications
Ramos, J
Mercha, A
Jeamsaksiri, W
Linten, D
Jenei, S
Rooyackers, R
Verbeeck, R
Thijs, S
Scholten, AJ
Wambacq, P
Debusschere, I
Decoutere, S
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 329 - 332
[42] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
Wang, Kuande
Chen, Li
Yang, Jinsheng
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
[43] A LOW-POWER, HIGH-SPEED 4-BIT GAAS ADC AND 5-BIT DAC
NABER, JF
SINGH, HP
SADLER, RA
MILAN, JM
GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 333 - 336
[44] Highly Linear 4-bit Flash ADC Implemented in 22 nm FD-SOI Process
Jaworski, Zbigniew
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 221 - 226
[45] A Design of 8 bit SAR ADC using Monotonic Capacitive Switching Procedure in 90nm
Gatade, Shuti
Nagbhushan, M.
2016 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, COMMUNICATIONS AND COMPUTING (I4C), 2016,
[46] Development of a Low Power 8-Bit Successive Approximation Register ADC in 90nm Process Technology for Biomedical Application
Carandang, Jomar
Fortu, Jonathan
Mojares, Jayson
Santos, Adonis
TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1315 - 1320
[47] Design of Ultra Low Power Novel 3-Bit Flash ADC in 45nm CMOS Technology
Das, Moushumi
Nath, Bipasha
Sarkar, Durba
Kar, Aditi
Majumder, Alak
2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 239 - 244
[48] Design of a Low Power CMOS 10bit Flash-SAR ADC
Lee, Gi-Yoon
Yoon, Kwang-Sub
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 88 - 91
[49] A Low-Power and Low-Noise X-Band Receiver MMIC in 90nm CMOS
Wang, Ping-Yi
Shen, Yun-Chun
Wu, Te-Lin
Chen, Ming-Yu
Chang, Yin-Cheng
Chang, Da-Chiang
Hsu, Shawn S. H.
2015 45TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2015, : 905 - 908
[50] A 1-V 1-GS/s 6-bit Low-Power Flash ADC in 90-nm CMOS with 15.75 mW Power Consumption
Lad, Kirankumar
Bhat, M. S.
2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS, 2013,

← 1 2 3 4 5 →