Design of Low-power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process

被引：1

作者：

Sam, D. S. Shylu ^{[1
]}

Paul, P. Sam ^{[1
]}

Jingle, Diana Jeba ^{[2
]}

Paul, P. Mano ^{[3
]}

Samuel, Judith ^{[1
]}

Reshma, J. ^{[1
]}

Sarah, P. ^{[1
]}

Evangeline, Sudeepa G. ^{[1
]}

机构：

[1] Karunya Inst Technol & Sci, Coimbatore, India

[2] Christ Deemed Univ, Bangalore, India

[3] Alliance Univ, Bangalore, India

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS | 2022年 / 68卷 / 03期

关键词：

FLASH ADC; Low Power; Dynamic Comparator; Encoder;

D O I：

10.24425/ijet.2022.141275

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used. Hence openloop comparator and mux-based encoder are used to obtain improved performance. Simulation results show that the simulated design consumes 0.265mW of power in 90nm CMOS technology using cadence-virtuoso software. The circuit operates with an operating frequency of 100MHz and a supply voltage of 1V.

引用

页码：565 / 570

页数：6

共 50 条

[31] A 3-Bit Pseudo Flash ADC Based Low-Power CMOS Interface Circuit Design for Optical Sensor
Assaad, Maher
Mohsen, Mousa S.
Ginhac, Dominique
Meriaudeau, Fabrice
JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (01) : 93 - 102
[32] A 6-Bit 130-MS/s Low-Power Tracking ADC in 90 nm CMOS
Shaker, Mohamed O.
Bayoumi, Magdy A.
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 304 - 307
[33] A Fast 64-bit Hybrid Adder Design in 90nm CMOS Process
Chang, Shao-Kai
Wey, Chin-Long
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 414 - 417
[34] A 4-bit 1.5GSps 4.2mW Comparator-Based Binary Search ADC in 90nm
Rabuske, Taimur
Rabuske, Fabio
Fernandes, Jorge
Rodrigues, Cesar
2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 496 - 499
[35] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Sundstrom, Timmy
Alvandpour, Atila
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 215 - 222
[36] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Timmy Sundström
Atila Alvandpour
Analog Integrated Circuits and Signal Processing, 2010, 64 : 215 - 222
[37] A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation
Chahardori, Mohammad
Sharifkhani, Mohammad
Sadughi, Sirus
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (09) : 2285 - 2297
[38] Low-power 4-bit flash analogue to digital converter for ranging applications
Torfs, G.
Li, Z.
Bauwelinck, J.
Yin, X.
Van der Plas, G.
Vandewege, J.
ELECTRONICS LETTERS, 2011, 47 (01) : 20 - 21
[39] A LOW-VOLTAGE LOW-POWER 10-BIT 200 MS/S PIPELINED ADC IN 90 NM CMOS
Abdinia, Sahel
Yavari, Mohammad
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (02) : 393 - 405
[40] Design and Characterization of a 3-bit 24-GS/s Flash ADC in 28-nm Low-Power Digital CMOS
Tretter, Gregor
Khafaji, Mohammad Mahdi
Fritsche, David
Carta, Corrado
Ellinger, Frank
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (04) : 1143 - 1152

← 1 2 3 4 5 →