共 50 条
- [1] A 1 GHz linearized CMOS track-and-hold circuit [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 577 - 580
- [2] A 6GHz Input Bandwidth Track-and-Hold circuit in HBT Technology [J]. PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1327 - 1332
- [3] A 1-GHz, 56.3-dB SFDR CMOS track-and-hold circuit with body-bias control circuit [J]. IEICE ELECTRONICS EXPRESS, 2007, 4 (22): : 701 - 706
- [4] An improved bridge track-and-hold circuit [J]. 2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 675 - 678
- [6] Wide-range single-ended CMOS track-and-hold circuit [J]. IEICE ELECTRONICS EXPRESS, 2007, 4 (12): : 400 - 405
- [7] A 20GSps Track-and-Hold Circuit in 90nm CMOS Technology [J]. 2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 237 - 240
- [9] A fully differential low-voltage CMOS high-speed track-and-hold circuit [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 397 - 400
- [10] A 6 GHz Input Bandwidth 2 Vpp-diff Input Range 6.4 GS/s Track-and-Hold Circuit in 0.25 μm BiCMOS [J]. 2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 159 - 162