共 50 条
- [41] A high speed array architecture for 2-D wavelet transform PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1239 - 1242
- [42] Systolic array architecture for 2-D inverse wavelet transform IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings, 1999, : 193 - 196
- [43] A systolic array architecture for 2-D discrete Hartley transform 6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIII, PROCEEDINGS: CONCEPTS AND APPLICATIONS OF SYSTEMICS, CYBERNETICS AND INFORMATICS III, 2002, : 434 - 440
- [46] Efficient Computation of the Euler Number of a 2-D Binary Image ADVANCES IN COMPUTATIONAL INTELLIGENCE, MICAI 2016, PT I, 2017, 10061 : 401 - 413
- [48] Image processing in 2-D array space with a minimized amount of computation IEEE MWSCAS'06: Proceedings of the 2006 49th Midwest Symposium on Circuits and Systems, Vol II, 2006, : 342 - 345
- [49] A VLSI architecture for a fast computation of the 2-D discrete wavelet transform 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3980 - 3983