A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array

被引:9
|
作者
Hsiao, SF [1 ]
Shiue, WR [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Taipei, Taiwan
关键词
DCT; image compression; linear array; multimedia processing;
D O I
10.1109/76.964780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new recursive algorithm with hardware complexity of O (log(2)N) is derived for fast computation of N x N 2-D discrete cosine transforms (2-D DCTs). It first converts the original 2-D data matrices into 1-D vectors and then employs different partition methods for the input and output indices in the 1-D vector space. Afterward, the algorithm computes the corresponding;2-D complex DCT (2-D CCT) and then uses a post-addition step to produce simultaneously two 2-D DCT outputs. The decomposed form of the 2-D recursive algorithm looks like a radix-4 fast Fourier transform algorithm. The common entries in each row of the butterfly-like matrix are factored out in order to reduce the number of multipliers needed during implementation. A new linear architecture for the derived algorithm is presented which leads to a hardware-efficient architectural design requiring only log, N complex multipliers plus 3log(2)N complex adders/subtractors for the computation of a 2-D N x N CCT.
引用
收藏
页码:1149 / 1159
页数:11
相关论文
共 50 条
  • [41] A high speed array architecture for 2-D wavelet transform
    Limqueco, JC
    Bayoumi, MA
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1239 - 1242
  • [42] Systolic array architecture for 2-D inverse wavelet transform
    Singh, J.
    Antoniou, A.
    Shpak, D.J.
    IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings, 1999, : 193 - 196
  • [43] A systolic array architecture for 2-D discrete Hartley transform
    Karimi, B
    Baradaran-seyed, T
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIII, PROCEEDINGS: CONCEPTS AND APPLICATIONS OF SYSTEMICS, CYBERNETICS AND INFORMATICS III, 2002, : 434 - 440
  • [44] Hardware-Efficient and High-Throughput LLRC Segregation Based Binary QC-LDPC Decoding Algorithm and Architecture
    Verma, Anuj
    Shrestha, Rahul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2835 - 2839
  • [45] A Computationally Efficient Subspace Algorithm for 2-D DOA Estimation with L-shaped Array
    Nie Xi
    Li Liping
    IEEE SIGNAL PROCESSING LETTERS, 2014, 21 (08) : 971 - 974
  • [46] Efficient Computation of the Euler Number of a 2-D Binary Image
    Humberto Sossa-Azuela, Juan
    Carreon-Torres, Angel A.
    Santiago-Montero, Raul
    Bribiesca-Correa, Ernesto
    Petrilli-Barcelo, Alberto
    ADVANCES IN COMPUTATIONAL INTELLIGENCE, MICAI 2016, PT I, 2017, 10061 : 401 - 413
  • [47] A fast algorithm for the computation of 2-D forward and inverse MDCT
    Wu, J. S.
    Shu, H. Z.
    Senhadji, L.
    Luo, L. M.
    SIGNAL PROCESSING, 2008, 88 (06) : 1436 - 1446
  • [48] Image processing in 2-D array space with a minimized amount of computation
    Wang, Chunyan
    IEEE MWSCAS'06: Proceedings of the 2006 49th Midwest Symposium on Circuits and Systems, Vol II, 2006, : 342 - 345
  • [49] A VLSI architecture for a fast computation of the 2-D discrete wavelet transform
    Zhang, Chengjun
    Wang, Chunyan
    Ahmad, M. Omair
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3980 - 3983
  • [50] NOVEL RECURSIVE ALGORITHM AND HIGHLY COMPACT SEMISYSTOLIC ARCHITECTURE FOR HIGH-THROUGHPUT COMPUTATION OF 2-D DHT
    MEHER, PK
    PANDA, G
    ELECTRONICS LETTERS, 1993, 29 (10) : 883 - 885