A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array

被引:9
|
作者
Hsiao, SF [1 ]
Shiue, WR [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Taipei, Taiwan
关键词
DCT; image compression; linear array; multimedia processing;
D O I
10.1109/76.964780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new recursive algorithm with hardware complexity of O (log(2)N) is derived for fast computation of N x N 2-D discrete cosine transforms (2-D DCTs). It first converts the original 2-D data matrices into 1-D vectors and then employs different partition methods for the input and output indices in the 1-D vector space. Afterward, the algorithm computes the corresponding;2-D complex DCT (2-D CCT) and then uses a post-addition step to produce simultaneously two 2-D DCT outputs. The decomposed form of the 2-D recursive algorithm looks like a radix-4 fast Fourier transform algorithm. The common entries in each row of the butterfly-like matrix are factored out in order to reduce the number of multipliers needed during implementation. A new linear architecture for the derived algorithm is presented which leads to a hardware-efficient architectural design requiring only log, N complex multipliers plus 3log(2)N complex adders/subtractors for the computation of a 2-D N x N CCT.
引用
收藏
页码:1149 / 1159
页数:11
相关论文
共 50 条
  • [21] A new fast and efficient 2-D median filter architecture
    Bevara, Vasudeva
    Sanki, Pradyut Kumar
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2020, 45 (01):
  • [22] A new fast and efficient 2-D median filter architecture
    Vasudeva Bevara
    Pradyut Kumar Sanki
    Sādhanā, 2020, 45
  • [23] Hardware efficient 2-D DWT architecture without off-chip RAM
    Jia Q.
    Liang Y.
    Zhang W.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2017, 44 (04): : 138 - 143
  • [24] Hardware-efficient algorithm and architecture design with memory and complexity reduction for semi-global matching
    Chang, Cheng-Tsung
    Chen, Pin-Wei
    Chin, Wen-Long
    Chou, Shih-Hsiang
    Yang, Yu-Hua
    INTEGRATION-THE VLSI JOURNAL, 2023, 92 : 99 - 105
  • [25] A Hardware-Efficient H.264/AVC Motion Estimation Using Adaptive Computation Aware Algorithm
    Senthamizharasi, S.
    Sureshkrishna, S.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [26] Hardware-efficient PRBGS based on 1-D piecewise linear chaotic maps
    Addabbo, T
    Alioto, M
    Bernardi, S
    Fort, A
    Rocchi, S
    Vignoli, V
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 242 - 245
  • [27] Efficient hardware architecture for direct 2D DCT computation and its FPGA Implementation
    Hatim, Anas
    Belkouch, Said
    Sadiki, Tayeb
    Hassani, Moha M'Rabet
    2013 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2013,
  • [28] A HARDWARE-EFFICIENT ARCHITECTURE FOR MULTI-RESOLUTION MOTION ESTIMATION USING FULLY RECONFIGURABLE PROCESSING ELEMENT ARRAY
    Ji, Xianghu
    Zhu, Chuang
    Jia, Huizhu
    Xie, Xiaodong
    Yin, Haibin
    2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,
  • [29] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [30] Fast Hardware Architecture for 2-D Separable Convolution Operations
    Mukherjee, Debasish
    Mukhopadhyay, Susanta
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) : 2042 - 2046