共 50 条
- [12] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff-Chu Sequences JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (02): : 209 - 218
- [13] Hardware Efficient Recursive VLSI Architecture for Multilevel Lifting 2-D DWT 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1014 - 1017
- [14] Design and implementation of hardware-efficient architecture for saturation-based image dehazing algorithm Journal of Real-Time Image Processing, 2023, 20
- [18] An efficient algorithm for the multiplierless realization of 2-D linear transforms PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 228 - 231
- [20] Hardware-efficient systolic architecture for inversion and division in GF(2m) IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (04): : 272 - 278