The design of an asynchronous carry-lookahead adder based on data characteristics

被引：0

作者：

Liu, YJ ^{[1
]}

Furber, S ^{[1
]}

机构：

[1] Univ Manchester, Sch Comp Sci, APT Grp, Manchester M13 9PL, Lancs, England

来源：

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2005年 / 3728卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Addition is the most important operation in data processing and its speed has a significant impact on the overall performance of digital circuits. Therefore, many techniques have been proposed for fast adder design. An asynchronous ripple-carry adder is claimed to use a simple circuit implementation to gain a fast average performance as long as the worst cases input patterns rarely happen. However, based on the input vectors from a number of benchmarks, we observe that the worst cases are not exceptional but commonly exist. A simple carry-lookahead scheme is proposed in the paper to speed up the worst-case delay of a ripple-carry adder. The experiment result shows the proposed adder is about 25% faster than an asynchronous ripple-carry adder with only small area and power overheads.

引用

页码：647 / 656

页数：10

共 50 条

[21] A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder
Gaur, Bhaskar
Munoz-Coreas, Edgard
Thapliyal, Himanshu
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 125 - 130
[22] Efficient Construction of a Control Modular Adder on a Carry-Lookahead Adder Using Relative-Phase Toffoli Gates
Oonishi K.
Tanaka T.
Uno S.
Satoh T.
Van Meter R.
Kunihiro N.
IEEE Transactions on Quantum Engineering, 2022, 3
[23] Memristor Based Carry Lookahead Adder architectures
Shaltoot, A. H.
Madian, A. H.
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 298 - 301
[24] The fastest carry lookahead adder
Pai, YT
Chen, YK
DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 434 - 436
[25] A 1.2V 500MHz 32-bit carry-lookahead adder
Cheng, KH
Lee, WS
Huang, YC
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 765 - 768
[26] Application of logical effort on delay analysis of 64-bit static carry-lookahead adder
Dao, HQ
Oklobdzija, VG
CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1322 - 1324
[27] Design and Implementation of Ternary Carry Lookahead Adder on FPGA
Park, Jaeyoon
Kim, Youngmin
2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
[28] Self-timed carry-lookahead adders
Cheng, FC
Unger, SH
Theobald, M
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) : 659 - 672
[29] Delay-insensitive carry-lookahead adders
Cheng, FC
Unger, SH
Theobald, M
Cho, WC
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 322 - 328
[30] Dynamic decimal adder circuit design by using the carry lookahead
You, Younggap
Kim, Yong Dae
Choi, Jong Hwa
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 244 - +

← 1 2 3 4 5 →