A bit-line GND sense technique for low-voltage operation FeRAM

被引：3

作者：

Kawashima, S ^{[1
]}

Endo, T ^{[1
]}

Yamamoto, A ^{[1
]}

Nakabayashi, K ^{[1
]}

Nakazawa, M ^{[1
]}

Morita, K ^{[1
]}

Aoki, M ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan

来源：

2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2001年

关键词：

D O I：

10.1109/VLSIC.2001.934216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a sense scheme that a pMOS charge-transfer maintains bit-line level near the GND level when the plate line goes high. The scheme supplies 0.5 V higher read-out voltages across the cell capacitors and achieves a 0.4 V higher differential amplitude in a 512-cell per bit-line structure than conventional DRAM sense scheme, A Shifted bias Plate Line layout enables a minimum number of bit-lines to be activated and achieves 8.06 mW @ 3 V, 5 MHz, about same power as conventional device.

引用

页码：127 / 128

页数：2

共 50 条

[1] Bitline GND sensing technique for low-voltage operation FeRAM
Kawashima, S
Endo, T
Yamamoto, A
Nakabayashi, K
Nakazawa, M
Morita, K
Aoki, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) : 592 - 598
[2] Modeling and analysis of effect on bit-line voltage caused by imprint in FeRAM
Zhou, Sheng-ze
Jia, Ze
Ren, Tian-ling
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 884 - 887
[3] A new dual asymmetric bit-line sense amplifier for low-voltage dynamic random access memory
Noh, Kyong Jun
Kim, Jung Han
Lee, Cheol Ha
Cho, Jun Dong
[J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (18):
[4] A bit-line leakage compensation scheme for low-voltage SRAM's
Agawa, K
Hara, H
Takayanagi, T
Kuroda, T
[J]. 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
[5] Bit-line Sense Amplifier Using PMOS Charge Transfer Pre-amplifier for Low-Voltage DRAM
Lee, Choongkeun
Yim, Taegun
Yoon, Hongil
[J]. PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1357 - 1361
[6] Stable Local Bit-Line 6 T SRAM Architecture Design for Low-Voltage Operation and Access Enhancement
Sheu, Ming-Hwa
Morsalin, S. M. Salahuddin
Tsai, Chang-Ming
Yang, Cheng-Jie
Hsia, Shih-Chang
Hsueh, Ya-Hsin
Lin, Jin-Fa
Chang, Chuan-Yu
[J]. ELECTRONICS, 2021, 10 (06) : 1 - 11
[7] Sensing Voltage Compensation Circuit for Low-Power DRAM Bit-Line Sense Amplifier
Kim, Suk Min
Oh, Tae Woo
Jung, Seong-Ook
[J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, : 172 - 175
[8] A low leakage substrate bias-assisted technique for low voltage dual bit-line SRAM
Pandey, Sujata
Kumar, Saket
Bhatnagar, Vipul
Sharma, Richa
basha, D. Baba
Dhiman, Preeti
[J]. COMPUTERS & ELECTRICAL ENGINEERING, 2022, 102
[9] A Bit-Line Boosting Technique for Fast Bit-Line Computation without Read Disturbance
Cheon, Sungsoo
Park, Jongsun
[J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 294 - 295
[10] Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier
Tan, Shou-biao
Lu, Wen-juan
Peng, Chun-yu
Li, Zheng-ping
Tao, You-wu
Chen, Jun-ning
[J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2015, 16 (08) : 700 - 706

← 1 2 3 4 5 →