A bit-line GND sense technique for low-voltage operation FeRAM

被引：3

作者：

Kawashima, S ^{[1
]}

Endo, T ^{[1
]}

Yamamoto, A ^{[1
]}

Nakabayashi, K ^{[1
]}

Nakazawa, M ^{[1
]}

Morita, K ^{[1
]}

Aoki, M ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan

来源：

2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2001年

关键词：

D O I：

10.1109/VLSIC.2001.934216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a sense scheme that a pMOS charge-transfer maintains bit-line level near the GND level when the plate line goes high. The scheme supplies 0.5 V higher read-out voltages across the cell capacitors and achieves a 0.4 V higher differential amplitude in a 512-cell per bit-line structure than conventional DRAM sense scheme, A Shifted bias Plate Line layout enables a minimum number of bit-lines to be activated and achieves 8.06 mW @ 3 V, 5 MHz, about same power as conventional device.

引用

下载

页码：127 / 128

页数：2

共 50 条

[41] Dynamic Read Current Sensing With Amplified Bit-Line Voltage for STT-MRAMs
Ali, Mustafa F.
Andrawis, Robert
Roy, Kaushik
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 551 - 555
[42] A 4-MBIT DRAM WITH HALF-INTERNAL-VOLTAGE BIT-LINE PRECHARGE
TAKADA, M
TAKESHIMA, T
SAKAMOTO, M
SHIMIZU, T
ABIKO, H
KATOH, T
KIKUCHI, M
TAKAHASHI, S
SATO, Y
INOUE, Y
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 612 - 617
[43] A source-line programming scheme for low-voltage operation NAND flash memories
Takeuchi, K
Satoh, S
Imamiya, K
Sakui, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) : 672 - 681
[44] Characterizing the Capacitive Crosstalk in SRAM Cells Using Negative Bit-Line Voltage Stress
Bae, Jongsun
Baeg, Sanghyeon
Park, Sungju
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2012, 61 (12) : 3259 - 3272
[45] A Near-Threshold SRAM Design With Transient Negative Bit-Line Voltage Scheme
Jiang, Chengzhi
Ye, Zuochang
Wang, Yan
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 71 - 74
[46] A Low-Voltage Sense Amplifier for Embedded Flash Memories
Zhang, Hua
Lu, Ling
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (03) : 236 - 240
[47] Design of a sense circuit for low-voltage flash memories
Tanzawa, T
Takano, Y
Taura, T
Atsumi, S
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1415 - 1421
[48] Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation
Jeong, Hanwool
Oh, Tae Woo
Song, Seung Chul
Jung, Seong-Ook
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (04) : 609 - 620
[49] A low-power SRAM using bit-line charge-recycling
Kim, Keejong
Mahmoodi, Hamid
Roy, Kaushik
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) : 446 - 459
[50] A constant reference bit-line voltage data sensing technique without reference cell for 1T1C FeRAMs
Kim, Shiho
Kim, J.S.
You, I.K.
Lee, W.J.
Yu, B.G.
Maes, Herman
Integrated Ferroelectrics, 2002, 47 : 51 - 60

← 1 2 3 4 5 →