Gate-all-around MOSFETs:: lateral ultra-narrow (≤10nm) fin as channel body

被引：6
|
作者：
Singh, N [1 ]
Agarwal, A [1 ]
Bera, LK [1 ]
Kumar, R [1 ]
Lo, GQ [1 ]
Narayanan, B [1 ]
Kwong, DL [1 ]
机构：
[1] Inst Microelect, Singapore 117685, Singapore
来源：
ELECTRONICS LETTERS | 2005年 / 41卷 / 24期
关键词：
D O I：
10.1049/el:20053195
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The fabrication of lateral ultra-narrow fin body (thickness <= 10 nm) gate-all-around MOSFETs. which exhibit excellent gate electrostatic control over the channel. is presented. The narrow fins were formed using alternating phase DUV lithography and low temperature oxidation of Si. The device characteristics are completely free from substrate bias effects.
引用
收藏
页码：1353 / 1354
页数：2
相关论文
共 50 条
  • [31] Analytical Quantum-Confinement Model for Short-Channel Gate-All-Around MOSFETs Under Subthreshold Region
    Wu, Yu-Sheng
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2720 - 2725
  • [32] Investigation of Electrical Characteristic Behavior Induced by Channel-Release Process in Stacked Nanosheet Gate-All-Around MOSFETs
    Kim, Sihyun
    Kim, Munhyeon
    Ryu, Donghyun
    Lee, Kitae
    Kim, Soyoun
    Lee, Junil
    Lee, Ryoongbin
    Kim, Sangwan
    Lee, Jong-Ho
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) : 2648 - 2652
  • [33] SiX2 (X = S, Se) Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications
    Yan, Saichao
    Wang, Kang
    Guo, Zhixin
    Wu, Yu-Ning
    Chen, Shiyou
    NANO LETTERS, 2024, 24 (20) : 6158 - 6164
  • [34] Enhanced Drive Current in 10 nm Channel Length Gate-All-Around Field-Effect Transistor Using Ultrathin Strained Si/SiGe Channel
    Yugender, Potaraju
    Dhar, Rudra Sankar
    Nanda, Swagat
    Kumar, Kuleen
    Sakthivel, Pandurengan
    Thirumurugan, Arun
    MICROMACHINES, 2024, 15 (12)
  • [35] Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond
    Kim, Soyoun
    Lee, Kitae
    Kim, Sihyun
    Kim, Munhyeon
    Lee, Jong-Ho
    Kim, Sangwan
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 2088 - 2093
  • [36] Gate-All-Around n-MOSFETs With Uniaxial Tensile Strain-Induced Performance Enhancement Scalable to Sub-10-nm Nanowire Diameter
    Hashemi, Pouya
    Gomez, Leonardo
    Hoyt, Judy L.
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 401 - 403
  • [37] Novel Sub-10-nm Gate-All-Around Si Nanowire Channel Poly-Si TFTs With Raised Source/Drain
    Lu, Yi-Hsien
    Kuo, Po-Yi
    Wu, Yi-Hong
    Chen, Yi-Hsuan
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) : 173 - 175
  • [38] A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics
    Lime, Francois
    Moldovan, Oana
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3036 - 3041
  • [39] Analytical modeling of subthreshold characteristics of ultra-thin double gate-all-around (DGAA) MOSFETs incorporating quantum confinement effects
    Kumar, Arun
    Shushan, Shiv
    Tiwari, Pramod Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 109 : 567 - 578
  • [40] Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications
    Huang, Ya-Chi
    Chiang, Meng-Hsueh
    Wang, Shui-Jinn
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 231 - 234
12345