Gate-all-around MOSFETs:: lateral ultra-narrow (≤10nm) fin as channel body

被引：6
|
作者：
Singh, N [1 ]
Agarwal, A [1 ]
Bera, LK [1 ]
Kumar, R [1 ]
Lo, GQ [1 ]
Narayanan, B [1 ]
Kwong, DL [1 ]
机构：
[1] Inst Microelect, Singapore 117685, Singapore
来源：
ELECTRONICS LETTERS | 2005年 / 41卷 / 24期
关键词：
D O I：
10.1049/el:20053195
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The fabrication of lateral ultra-narrow fin body (thickness <= 10 nm) gate-all-around MOSFETs. which exhibit excellent gate electrostatic control over the channel. is presented. The narrow fins were formed using alternating phase DUV lithography and low temperature oxidation of Si. The device characteristics are completely free from substrate bias effects.
引用
收藏
页码：1353 / 1354
页数：2
相关论文
共 50 条
  • [21] Gate Underlap Design for Short Channel Effects Control in Cylindrical Gate-all-around MOSFETs based on an Analytical Model
    Zhang, Lining
    Wang, Shaodi
    Ma, Chenyue
    He, Jin
    Xu, Chunkai
    Ma, Yutao
    Ye, Yun
    Liang, Hailang
    Chen, Qin
    Chan, Mansun
    IETE TECHNICAL REVIEW, 2012, 29 (01) : 29 - 35
  • [22] Comment on 'A compact drain current model of short-channel cylindrical gate-all-around MOSFETs'
    Jha, Shankaranand
    Kumar, Subindu
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
  • [23] Silicon nanowires with lateral uniaxial tensile stress profiles for high electron mobility gate-all-around MOSFETs
    Najmzadeh, M.
    De Michielis, L.
    Bouvet, D.
    Dobrosz, P.
    Olsen, S.
    Ionescu, A. M.
    MICROELECTRONIC ENGINEERING, 2010, 87 (5-8) : 1561 - 1565
  • [24] Performance Analysis of Sub-10nm Vertically Stacked Gate-All-Around FETs
    Mohapatra, E.
    Dash, T. P.
    Jena, J.
    Das, S.
    Maiti, C. K.
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 331 - 334
  • [25] Reply to 'Comment on "A compact drain current model of short-channel cylindrical gate-all-around MOSFETs"'
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (03)
  • [26] Statistical Device Simulation of Characteristic Fluctuation of 10-nm Gate-All-Around Silicon Nanowire MOSFETs Induced by Various Discrete Random Dopants
    Sung, Wen-Li
    Chang, Han-Tung
    Chen, Chieh-Yang
    Chao, Pei-Jung
    Li, Yiming
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 951 - 954
  • [27] Total Ionizing Dose (TID) Effects in Extremely Scaled Ultra-Thin Channel Nanowire (NW) Gate-All-Around (GAA) InGaAs MOSFETs
    Ren, Shufeng
    Si, Mengwei
    Ni, Kai
    Wan, Xin
    Chen, Jin
    Chang, Sungjae
    Sun, Xiao
    Zhang, En Xia
    Reed, Robert A.
    Fleetwood, Daniel M.
    Ye, Peide
    Cui, Sharon
    Ma, T. P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (06) : 2888 - 2893
  • [28] A Degradation Model of Double Gate and Gate-All-Around MOSFETs With Interface Trapped Charges Including Effects of Channel Mobile Charge Carriers
    Shankar, Ravi
    Kaushal, Gaurav
    Maheshwaram, Satish
    Dasgupta, Sudeb
    Manhas, S. K.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 689 - 697
  • [29] Sub-10 nm Gate-All-Around CMOS Nanowire Transistors on Bulk Si Substrate
    Li, Ming
    Yeo, Kyoung Hwan
    Suk, Sung Dae
    Yeoh, Yun Young
    Kim, Dong-Won
    Chung, Tae Young
    Oh, Kyung Seok
    Lee, Won-Seong
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 94 - 95
  • [30] 20-80nm Channel Length InGaAs Gate-all-around Nanowire MOSFETs with EOT=1.2nm and Lowest SS=63mV/dec
    Gu, J. J.
    Wang, X. W.
    Wu, H.
    Shao, J.
    Neal, A. T.
    Manfra, M. J.
    Gordon, R. G.
    Ye, P. D.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
12345