Inherent Reliability Evaluation of Networks-on-Chip Based on Analytical Models

被引：0
|
作者：
Valinataj, Mojtaba [1 ]
Mohammadi, Siamak [1 ]
Safari, Saeed [1 ]
机构：
[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran
来源：
2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Reliability evaluation based on analytical models is a precise method for dependability analysis before and after designing the fault-tolerant systems. In this paper, we present the precise formulations for the inherent reliability of mesh-based NoCs that also depend on the employed routing algorithm and traffic model. Based on this analysis, the effects of some permanent failures in the links, switches or cores on the packet delivery of NoCs are determined. The models can be extended to evaluate the fault-tolerant methods in addition to other topologies and routing algorithms.
引用
收藏
页码：98 / 101
页数：4
相关论文
共 50 条
  • [31] Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation
    Feero, Brett Stanley
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (01) : 32 - 45
  • [32] Cycle-accurate evaluation of reconfigurable photonic networks-on-chip
    Debaes, Christof
    Artundo, Inigo
    Heirman, Wim
    Van Campenhout, Jan
    Thienpont, Hugo
    SILICON PHOTONICS AND PHOTONIC INTEGRATED CIRCUITS II, 2010, 7719
  • [33] Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip
    Chung, Haera
    Teuscher, Christof
    Pande, Partha
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 10 (03)
  • [34] LYNX: CAD FOR FPGA-BASED NETWORKS-ON-CHIP
    Abdelfattah, Mohamed S.
    Betz, Vaughn
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [35] Approximate Wireless Networks-on-Chip
    Ascia, Giuseppe
    Catania, Vincenzo
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    Jose, John
    2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
  • [36] Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip
    Tedesco, Leonel
    Rosa, Thiago
    Clermidy, Fabien
    Calazans, Ney
    Moraes, Fernando
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 91 - 96
  • [37] Evaluation and Analysis of Packet-Length Effect on Networks-on-Chip
    金德鹏
    林世俊
    苏厉
    周郭飞
    曾烈光
    TsinghuaScienceandTechnology, 2010, 15 (03) : 288 - 293
  • [38] Low energy mapping for tree based networks-on-chip
    Chang Z.-W.
    Sang N.
    Xiong G.-Z.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2010, 39 (04): : 607 - 611
  • [39] FPGA-based CDMA switch for networks-on-chip
    Kim, D
    Kim, M
    Sobelman, GE
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 283 - 284
  • [40] An FPGA-based Prototyping Framework for Networks-on-Chip
    Drewes, Tobias
    Joseph, Jan Moritz
    Pionteck, Thilo
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
12345