Inherent Reliability Evaluation of Networks-on-Chip Based on Analytical Models

被引：0
|
作者：
Valinataj, Mojtaba [1 ]
Mohammadi, Siamak [1 ]
Safari, Saeed [1 ]
机构：
[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran
来源：
2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Reliability evaluation based on analytical models is a precise method for dependability analysis before and after designing the fault-tolerant systems. In this paper, we present the precise formulations for the inherent reliability of mesh-based NoCs that also depend on the employed routing algorithm and traffic model. Based on this analysis, the effects of some permanent failures in the links, switches or cores on the packet delivery of NoCs are determined. The models can be extended to evaluate the fault-tolerant methods in addition to other topologies and routing algorithms.
引用
收藏
页码：98 / 101
页数：4
相关论文
共 50 条
  • [21] GENERATOR OF TRAFFIC FOR NETWORKS-ON-CHIP BASED ON PICOBLAZE
    Frantz, Lucio
    Zeferino, Cesar Albenes
    SISTEMAS E TECHNOLOGIAS DE INFORMACAO: ACTAS DA 4A CONFERENCIA IBERICA DE SISTEMAS E TECNOLOGIAS DE LA INFORMACAO, 2009, : 301 - 306
  • [22] A stochastic framework for communication architecture evaluation in networks-on-chip
    Murgan, T
    Ortiz, AG
    Petrov, M
    Glesner, M
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 253 - 256
  • [23] Universal GALS Platform and Evaluation Methodology for Networks-on-Chip
    林世俊
    苏厉
    金德鹏
    曾烈光
    TsinghuaScienceandTechnology, 2009, 14 (02) : 176 - 182
  • [24] Performance evaluation for three-dimensional networks-on-chip
    Feero, Brett
    Pande, Partha Pratim
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 305 - +
  • [25] Universal GALS Platform and Evaluation Methodology for Networks-on-Chip
    Lin, Shijun
    Su, Li
    Jin, Depeng
    Zeng, Lieguang
    Tsinghua Science and Technology, 2009, 14 (02) : 176 - 182
  • [26] An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip
    Foroutan, Sahar
    Thonnart, Yvain
    Petrot, Frederic
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (08) : 1641 - 1655
  • [27] Networks-on-Chip Topology Optimization Subject to Power, Delay, and Reliability Constraints
    Elmiligi, Haytham
    Morgan, Ahmed A.
    El-Kharashi, M. Watheq
    Gebali, Fayez
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2354 - 2357
  • [28] Reliability-Driven Task Mapping for Lifetime Extension of Networks-on-Chip Based Multiprocessor Systems
    Das, Anup
    Kumar, Akash
    Veeravalli, Bharadwaj
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 689 - 694
  • [29] Non-Blocking BIST for Continuous Reliability Monitoring of Networks-on-Chip
    Wang, Junshi
    Huang, Letian
    Ebrahimi, Masoumeh
    Li, Qiang
    Li, Guangjun
    Jantsch, Axel
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2158 - 2161
  • [30] Wormhole Computing in Networks-on-Chip
    Rettkowski, Jens
    Goehringer, Diana
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 273 - 274
12345