LYNX: CAD FOR FPGA-BASED NETWORKS-ON-CHIP

被引：2
|
作者：
Abdelfattah, Mohamed S. [1 ]
Betz, Vaughn [1 ]
机构：
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada
来源：
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) | 2016年
关键词：
D O I：
10.1109/FPL.2016.7577318
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
We present a computer-aided design (CAD) tool that automatically connects an FPGA application using an embedded network-on-chip (NoC). After discussing the CAD flow steps, we delve into the details of implementing transaction communication using our CAD tool. This request-reply type of communication requires special consideration on FPGAs, for example: low round-trip latency, fair arbitration and correct ordering. We show how to implement transaction communication using embedded NoCs, and show that we can improve latency, throughput and efficiency compared to soft buses generated by a commercial CAD tool.
引用
收藏
页数：10
相关论文
共 50 条
  • [1] FPGA-based CDMA switch for networks-on-chip
    Kim, D
    Kim, M
    Sobelman, GE
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 283 - 284
  • [2] An FPGA-based Prototyping Framework for Networks-on-Chip
    Drewes, Tobias
    Joseph, Jan Moritz
    Pionteck, Thilo
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [3] Design Tradeoffs for Hard and Soft FPGA-based Networks-on-Chip
    Abdelfattah, Mohamed S.
    Betz, Vaughn
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 95 - 103
  • [4] Optimizing FPGA-based hard networks-on-chip by minimizing and sharing resources
    Attia, Sameh
    Fahmy, Hossam A. H.
    Ismail, Yehea
    Mostafa, Hassan
    INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 138 - 147
  • [5] Exploring Virtual-Channel Architecture in FPGA based Networks-on-Chip
    Lu, Ye
    McCanny, John
    Sezer, Sakir
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 302 - 307
  • [6] Multi2 router:: A novel multi local port router architecture with broadcast facility for FPGA-based networks-on-chip
    Sethuraman, Balasubramanian
    Venturi, Ranga
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 795 - 798
  • [7] Design and implementation of a multi-FPGA based networks-on-chip emulation platform
    Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China
    Hunan Daxue Xuebao, 2013, 6 (64-68):
  • [8] Scalable multi-FPGA platform for networks-on-chip emulation
    Kouadri-Mostefaoui, Abdellah-Medjadji
    Senouci, Benaoumeur
    Petrot, Frederic
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 54 - 60
  • [9] Rapid prototyping of Networks-on-Chip on multi-FPGA platforms
    Tan, Junyan
    Fresse, Virginie
    Rousseau, Frederic
    2016 7TH INTERNATIONAL CONFERENCE ON MECHANICAL, INDUSTRIAL, AND MANUFACTURING TECHNOLOGIES (MIMT 2016), 2016, 54
  • [10] A Bandwidth-Optimized Routing Algorithm for Hybrid FPGA Networks-on-Chip
    Pati, Shivukumar B.
    Liu, Tianqi
    Tessier, Russell
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 25 - 28
12345