LYNX: CAD FOR FPGA-BASED NETWORKS-ON-CHIP

被引:2
|
作者
Abdelfattah, Mohamed S. [1 ]
Betz, Vaughn [1 ]
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada
来源
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) | 2016年
关键词
D O I
10.1109/FPL.2016.7577318
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We present a computer-aided design (CAD) tool that automatically connects an FPGA application using an embedded network-on-chip (NoC). After discussing the CAD flow steps, we delve into the details of implementing transaction communication using our CAD tool. This request-reply type of communication requires special consideration on FPGAs, for example: low round-trip latency, fair arbitration and correct ordering. We show how to implement transaction communication using embedded NoCs, and show that we can improve latency, throughput and efficiency compared to soft buses generated by a commercial CAD tool.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] FPGA-Based Echo-State Networks
    Skibinsky-Gitlin, Erik S.
    Alomar, Miguel L.
    Canals, Vincent
    Frasser, Christiam F.
    Isern, Eugeni
    Galan-Prado, Fabio
    Moran, Alejandro
    Roca, Miguel
    Rossello, Josep L.
    THEORY AND APPLICATIONS OF TIME SERIES ANALYSIS, 2019, : 135 - 146
  • [32] On the Capacity of Bufferless Networks-on-Chip
    Shpiner, Alexander
    Kantor, Erez
    Li, Pu
    Cidon, Israel
    Keslassy, Isaac
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (02) : 492 - 506
  • [33] On the Capacity of Bufferless Networks-on-Chip
    Shpiner, Alexander
    Kantor, Erez
    Li, Pu
    Cidon, Israel
    Keslassy, Isaac
    2012 50TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON), 2012, : 770 - 777
  • [34] Asynchronous design of networks-on-chip
    Sparso, Jens
    2007 NORCHIP, 2007, : 225 - 228
  • [35] Statistical Approach to Networks-on-Chip
    Cohen, Itamar
    Rottenstreich, Ori
    Keslassy, Isaac
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (06) : 748 - 761
  • [36] CNP: AN FPGA-BASED PROCESSOR FOR CONVOLUTIONAL NETWORKS
    Farabet, Clement
    Poulet, Cyril
    Han, Jefferson Y.
    LeCun, Yann
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 32 - +
  • [37] eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip
    Beldachi, Arash Farhadi
    Hollis, Simon
    Nunez-Yanez, Jose L.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 148 - 162
  • [38] Dynamic voltage scaling in a FPGA-based system-on-chip
    Nunez-Yanez, Jose Luis
    Chouliaras, Vassilios
    Gaisler, Jiri
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 459 - 462
  • [39] An FPGA-Based Multiple-Axis Motion Control Chip
    Cho, Jung Uk
    Le, Quy Ngoc
    Jeon, Jae Wook
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (03) : 856 - 870
  • [40] An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning
    Nguyen, Thao N. N.
    Veeravalli, Bharadwaj
    Fong, Xuanyao
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2157 - 2161