A true block pipelined programmable Reed-Solomon CODEC for high-speed/low-power applications

被引：0

作者：

Kwon, HJ ^{[1
]}

Lee, JS ^{[1
]}

Lee, SH ^{[1
]}

Jeong, BY ^{[1
]}

机构：

[1] Samsung Elect Syst LSI, Soc Dev Team, Yongin, Kyunggi Do, South Korea

来源：

14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ASIC.2001.954726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a Reed-Solomon CODEC architecture. Chip was fabricated using 0.35mum technology. Since it was implemented as a programmable CODEC which can correct upto 16 errors/32 erasures at once, it has versatility regardless of the number of correctable errors and the length of codeword for various applications. Suggested RS-CODEC has "True Block Pipelined Architecture" in which frame latency is equal to the length of codeword leading to maximize throughput to achieve high-speed and low-power at the same time. The input data rate can be amounted to 100MByte per sec.

引用

页码：352 / 355

页数：4

共 50 条

[1] Parallel architecture for high-speed Reed-Solomon codec
Matsushima, TK
Matsushima, T
Hirasawa, S
[J]. ITS '98 PROCEEDINGS - SBT/IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, 1998, : 468 - 473
[2] Algorithm-based low-power/high-speed Reed-Solomon decoder design
Raghupathy, A
Liu, KJR
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (11) : 1254 - 1270
[3] Pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed-Solomon decoder
Lee, H
Azam, A
[J]. ELECTRONICS LETTERS, 2003, 39 (19) : 1371 - 1372
[4] A low-complexity, high-speed Reed-Solomon decoder
Lee, H
Azam, A
[J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 127 - 130
[5] Low-Power Design of Reed-Solomon Encoders
Zhang, Wei
Wang, Jing
Zhang, Xinmiao
[J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1560 - 1563
[6] A low-power design for Reed-Solomon decoders
Chang, HC
Lee, CY
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (02) : 159 - 170
[7] Modified Euclidean algorithm block for high-speed Reed-Solomon decoder
Lee, H
[J]. ELECTRONICS LETTERS, 2001, 37 (14) : 903 - 904
[8] ARCHITECTURE OF A HIGH-SPEED REED-SOLOMON DECODER
IWAKI, T
TANAKA, T
YAMADA, E
OKUDA, T
SASADA, T
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (01) : 75 - 81
[9] High-speed architectures for Reed-Solomon decoders
Sarwate, DV
Shanbhag, NR
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 641 - 655
[10] Very high-speed Reed-Solomon decoders
Sarwate, DV
Shanbhag, NR
[J]. 2000 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2000, : 419 - 419

← 1 2 3 4 5 →