Very high-speed Reed-Solomon decoders

被引:1
|
作者
Sarwate, DV [1 ]
Shanbhag, NR [1 ]
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
关键词
D O I
10.1109/ISIT.2000.866717
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A pipelined finite-field multiplier structure in conjunction with a single systolic array implementation of the Berlekamp-Massey algorithm leads to a highly parallel decoder architecture in which the critical path delay is an order of magnitude smaller than the path delays of conventional architectures.
引用
收藏
页码:419 / 419
页数:1
相关论文
共 50 条
  • [1] High-speed architectures for Reed-Solomon decoders
    Sarwate, DV
    Shanbhag, NR
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 641 - 655
  • [2] Ultra folded high-speed architectures for Reed-Solomon decoders
    Seth, K
    Viswajith, KN
    Srinivasan, S
    Kamakoti, V
    [J]. 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 517 - 520
  • [3] High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
    Lu, Yung-Kuei
    Shieh, Ming-Der
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (07): : 1824 - 1831
  • [4] ARCHITECTURE OF A HIGH-SPEED REED-SOLOMON DECODER
    IWAKI, T
    TANAKA, T
    YAMADA, E
    OKUDA, T
    SASADA, T
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (01) : 75 - 81
  • [5] Design of a high-speed Reed-Solomon decoder
    Baek, JH
    Kang, JY
    Sunwoo, MH
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 793 - 796
  • [6] An ultra high-speed Reed-Solomon decoder
    Lee, H
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1036 - 1039
  • [7] HIGH-SPEED DECODER OF REED-SOLOMON CODES
    WEI, SW
    WEI, CH
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (11) : 1588 - 1593
  • [8] A New High-Speed Architecture for Reed-Solomon Decoder
    Zhou, Xun
    He, Xu
    Zhou, Liang
    [J]. NSWCTC 2009: INTERNATIONAL CONFERENCE ON NETWORKS SECURITY, WIRELESS COMMUNICATIONS AND TRUSTED COMPUTING, VOL 1, PROCEEDINGS, 2009, : 321 - 325
  • [9] Parallel architecture for high-speed Reed-Solomon codec
    Matsushima, TK
    Matsushima, T
    Hirasawa, S
    [J]. ITS '98 PROCEEDINGS - SBT/IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, 1998, : 468 - 473
  • [10] Design and implementation of high-speed Reed-Solomon decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    [J]. 1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 146 - 149