A true block pipelined programmable Reed-Solomon CODEC for high-speed/low-power applications

被引：0

作者：

Kwon, HJ ^{[1
]}

Lee, JS ^{[1
]}

Lee, SH ^{[1
]}

Jeong, BY ^{[1
]}

机构：

[1] Samsung Elect Syst LSI, Soc Dev Team, Yongin, Kyunggi Do, South Korea

来源：

14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ASIC.2001.954726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a Reed-Solomon CODEC architecture. Chip was fabricated using 0.35mum technology. Since it was implemented as a programmable CODEC which can correct upto 16 errors/32 erasures at once, it has versatility regardless of the number of correctable errors and the length of codeword for various applications. Suggested RS-CODEC has "True Block Pipelined Architecture" in which frame latency is equal to the length of codeword leading to maximize throughput to achieve high-speed and low-power at the same time. The input data rate can be amounted to 100MByte per sec.

引用

页码：352 / 355

页数：4

共 50 条

[31] High-Speed Low-Complexity Reed-Solomon Decoder using Pipelined Berlekamp-Massey Algorithm and Its Folded Architecture
Park, Jeong-In
Lee, Kihoon
Choi, Chang-Seok
Lee, Hanho
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (03) : 193 - 202
[32] A high-speed Reed-Solomon decoder for correction of both errors and erasures
Cai, Zhaohui
Hao, Jianzhong
Sun, Sumei
Chin, Francois Poshin
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 281 - +
[33] Low power finite field multiplication and division in re-configurable Reed-Solomon codec
Yu, Z
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 785 - 788
[34] A low-power Reed-Solomon decoder for STM-16 optical communications
Chang, HC
Lin, CC
Lee, CY
[J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 351 - 354
[35] A Low Power Error Detection in the Chien Search Block for Reed-Solomon Code
Anas, El Habti El Idrissi
Rachid, Elgouri
Lamari, Hlou
[J]. PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON COMPLEX SYSTEMS (ICCS12), 2012, : 551 - 553
[36] Design of High-Speed Errors-and-Erasures Reed-Solomon Decoders for Multi-Mode Applications
Lu, Yung-Kuei
Shieh, Ming-Der
Kuo, Wen-Hsuen
[J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 199 - 202
[37] HIGH-SPEED INTERLEAVED REED-SOLOMON ERROR-DETECTION AND CORRECTION SYSTEM
DEODHAR, S
WELDON, EJ
[J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 421 : 65 - 78
[38] High-speed factorization architecture for soft-decision reed-solomon decoding
Zhang, Xinmiao
[J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 370 - 375
[39] A high-speed and low-latency Reed-Solomon decoder based on a dual-line structure
Kang, HJ
Park, IC
[J]. 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3180 - 3183
[40] CMOS comparators for high-speed and low-power applications
Menendez, Eric R.
Maduike, Dumezie K.
Garg, Rajesh
Khatri, Sunil P.
[J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +

← 1 2 3 4 5 →