Novel back end-of-line process scheme for improvement of negative bias temperature instability lifetime

被引:1
|
作者
Ho, WJ
Park, SH
Kim, DS
Han, IS
Lee, HD [1 ]
Kim, JY
Park, YB
Kim, DB
机构
[1] MagnaChip Semicond, Div Technol, Cheongju 361725, South Korea
[2] Chungnam Natl Univ, Dept Elect Engn, Taejon 305764, South Korea
关键词
negative bias temperature instability; NBTI; passivation layer; BEOL process; hot carrier;
D O I
10.1143/JJAP.45.2455
中图分类号
O59 [应用物理学];
学科分类号
摘要
A novel back end-of-line (BEOL) process scheme is proposed to improve negative bias temperature instability (NBTI) characteristics through the characterization of the impact of each BEOL process on NBTI of p(+) gate metal oxide semiconductor field-effect transistor (PMOSFETs). It is demonstrated that NBTI is strongly dependent on the plasma enhanced nitride (PE-SiN) passivation film and H, sintering anneal. A new process scheme of N-2 annealing instead of H, annealing prior to PE-SiN deposition is proposed and proven to be highly efficient in improving NBTI without degradation of device performance and n(+) gate metal oxide semiconductor (NMOS) hot carrier lifetime.
引用
收藏
页码:2455 / 2458
页数:4
相关论文
共 43 条
  • [21] Process and doping species dependence of negative-bias-temperature instability for p-channel MOSFETs
    Lee, DY
    Lin, HC
    Chiang, WJ
    Lu, WT
    Huang, GW
    Huang, TY
    Wang, T
    [J]. 2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 150 - 153
  • [22] Improvement of negative bias temperature instability of LTPS TFTs by high pressure H2O annealing
    Kim, Soonkon
    Kim, Hyojung
    Kim, Kihwan
    Choi, Pyungho
    Choi, Byoungdeog
    [J]. MICROELECTRONICS RELIABILITY, 2021, 116
  • [23] Effects of process and gate doping species on negative-bias-temperature instability of p-channel MOSFETs
    Lee, DY
    Huang, TY
    Lin, HC
    Chiang, WJ
    Huang, GW
    Wanga, T
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (02) : G144 - G148
  • [24] Multicore Large-Scale Integration Lifetime Extension by Negative Bias Temperature Instability Recovery-Based Self-Healing
    Matsumoto, Takashi
    Makino, Hiroaki
    Kobayashi, Kazutoshi
    Onodera, Hidetoshi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [25] Positive Bias Temperature Instability and Hot Carrier Degradation of Back-End-of-Line, nm-Thick, In2O3 Thin-Film Transistors
    Chen, Yen-Pu
    Si, Mengwei
    Mahajan, Bikram Kishore
    Lin, Zehao
    Ye, Peide D.
    Alam, Muhammad Ashraful
    [J]. IEEE ELECTRON DEVICE LETTERS, 2022, 43 (02) : 232 - 235
  • [26] A Novel Method to Improve Laser Anneal Worsened Negative Bias Temperature Instability in 40-nm CMOS Technology
    Chen, Ming-Shing
    Fang, Yean-Kuen
    Juang, Feng-Renn
    Chiang, Yen-Ting
    Lin, Cheng-, I
    Lee, Tung-Hsing
    Chou, Sam
    Ning, Judy
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 901 - 905
  • [27] Carbon nanotube vias fabricated at back-end of line compatible temperature using a novel CoAl catalyst
    Vollebregt, Sten
    Schellevis, Hugo
    Beenakker, Kees
    Ishihara, Ryoichi
    [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [28] Evaluation of negative bias temperature instability in ultra-thin gate oxide pMOSFETs using a new on-line PDO method
    Ji Zhi-Gang
    Xu Ming-Zhen
    Tan Chang-Hua
    [J]. CHINESE PHYSICS, 2006, 15 (10): : 2431 - 2438
  • [29] Impact of negative-bias temperature instability on the lifetime of single-gate CMOS structures with ultrathin (4-6 nm) gate oxides
    Ogawa, S
    Shimaya, M
    Shiono, N
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 1484 - 1490
  • [30] Study on reliability improvement for p-type FeFinFET under negative-bias temperature instability stress with appropriate fluorine plasma treatment
    Zhang, Wenqi
    Yeh, Min-Yen
    Lai, Guan-Yu
    Huang, Bo-Rong
    Yang, Yi-Lin
    [J]. APPLIED PHYSICS LETTERS, 2024, 125 (04)