Impact of negative-bias temperature instability on the lifetime of single-gate CMOS structures with ultrathin (4-6 nm) gate oxides

被引:9
|
作者
Ogawa, S
Shimaya, M
Shiono, N
机构
关键词
negative-bias temperature instability; ultrathin gate oxides; long-term reliability; MOS structures; lifetime projection; acceleration equations; the Si-SiO2 interface;
D O I
10.1143/JJAP.35.1484
中图分类号
O59 [应用物理学];
学科分类号
摘要
The lifetime of ultrathin gate oxides under low-field stress conditions has been studied on the basis of empirical acceleration equations for negative-bias temperature instability (NBTI) up to 5000 hours for 4.2-to-30-nm-thick oxides of metal-oxide-silicon (MOS) structures. The derived lifetime, the maximum acceptable oxide field, and the maximum acceptable operating voltage are found to be strongly dependent on the reliability specification. Since the number of interface traps induced by NBTI is inversely proportional to the oxide thickness. this instability becomes an important factor limiting the lifetime of single-gate CMOS structures with ultrathin gate oxides.
引用
收藏
页码:1484 / 1490
页数:7
相关论文
共 35 条
  • [1] Impact of negative-bias temperature instability on the lifetime of single-gate CMOS structures with ultrathin (4-6 nm) gate oxides
    Ogawa, Shigeo
    Shimaya, Masakazu
    Shiono, Noboru
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (2 B): : 1484 - 1490
  • [2] Negative-Bias Temperature Instability of p-GaN Gate GaN-on-Si Power Devices
    Yang, Wen
    Yuan, Jiann-Shiun
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2022, 22 (02) : 217 - 222
  • [3] Negative-Bias Temperature Instability in Gate-All-Around Silicon Nanowire MOSFETs: Characteristic Modeling and the Impact on Circuit Aging
    Liu, Changze
    Yu, Tao
    Wang, Runsheng
    Zhang, Liangliang
    Huang, Ru
    Kim, Dong-Won
    Park, Donggun
    Wang, Yangyuan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (12) : 3442 - 3450
  • [4] Influence of direct-tunneling gate current on negative bias temperature instability in ultra-thin gate oxides
    Mitani, Y
    Satake, H
    [J]. 2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 143 - 146
  • [5] Mechanism for nitrogen-originated negative-bias temperature instability in a MOSFET with a Si-oxynitride gate dielectric
    Lee, Eun-Cheol
    Ju, Heongkyu
    [J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2008, 52 (02) : 337 - 341
  • [6] Observation of suppressed interface state relaxation under positive gate biasing of the ultrathin oxynitride gate p-MOSFET subjected to negative-bias temperature stressing
    Ang, D. S.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) : 412 - 415
  • [7] Physical mechanism and gate insulator material dependence of generation and recovery of negative-bias temperature instability in p-MOSFETs
    Varghese, Dhanoop
    Gupta, Gaurav
    Lakkimsetti, Leela Madhav
    Saha, Dipankar
    Ahmed, Khaled
    Nouri, Faran
    Mahapatra, Souvik
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1672 - 1680
  • [8] Characteristics of ultrathin [4-7 nm] gate oxides for SiGe quantum well MOS structures
    Kar, S
    Zaumseil, P
    [J]. MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 83 - 86
  • [9] Characteristics of ultrathin [4-7 nm] gate oxides for SiGe quantum well MOS structures
    Kar, S.
    Zaumseil, P.
    [J]. Microelectronic Engineering, 1999, 48 (01): : 83 - 86
  • [10] Impact of Negative Bias Temperature Instability on Gate-All-Around Flip-Flops
    Taghipour, Shiva
    Asli, Rahebeh Niaraki
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (01): : 119 - 125