An innovative technique to examine gate oxide anomaly for failure analysis

被引：0
|
作者：
Chan, HG
Lit, YK
机构：
来源：
ICSE '96 - 1996 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/SMELEC.1996.616445
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new and innovative technique to examine gate oxide anomaly and particulate within oxide interface for MOS devices whilst preserving the silicon substrate is presented in this paper. This technique incorporates parallel face lapping and a highly selective polysilicon chemical etch to uncover gate oxide without difficulty. Case studies of two types of MOS devices are also presented in this paper.
引用
收藏
页码：28 / 31
页数：4
相关论文
共 50 条
  • [41] Novel ultra thin gate oxide growth technique by alternating current anodization
    Hwu, JG
    Lee, CY
    Ting, CC
    Chen, WL
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 309 - 314
  • [42] Reduced charge trapping in GaN MIS using gate oxide deposition technique
    Sreenidhi, T.
    Baskar, K.
    DasGupta, A.
    DasGupta, N.
    ELECTRONICS LETTERS, 2009, 45 (10) : 527 - 528
  • [43] Thin-gate-oxide breakdown and CPU failure-rate estimation
    Lee, Yung-Huei
    Mielke, Neal R.
    McMahon, William
    Lu, Yin-Lung Ryan
    Pae, Sangwoo
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (01) : 74 - 83
  • [44] Gate oxide integrity failure caused by molybdenum contamination introduced in the ion implantation
    Gui, D.
    Huang, Y. H.
    Ang, G. B.
    Xing, Z. X.
    Mo, Z. Q.
    Hua, Y. N.
    Teong, J.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 283 - 286
  • [45] Prediction of logic product failure due to thin-gate oxide breakdown
    Lee, Yung-Huei
    Mielke, Neal
    Agostinelli, Marty
    Gupta, Sukirti
    Lu, Ryan
    McMahon, William
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 18 - +
  • [46] Improvement of ultrathin gate oxide and oxynitride integrity using fluorine implantation technique
    Chowdhury, P
    Chou, AI
    Lin, C
    Lee, JC
    APPLIED PHYSICS LETTERS, 1997, 70 (01) : 37 - 39
  • [47] A tunneling model for gate oxide failure in deep sub-micron technology
    Bernardini, S
    Portal, JM
    Masson, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1404 - 1405
  • [48] On Gate Oxide Degradation Mechanism and Chip-Related Failure Precursors of IGBT
    Zhang, Yang
    Xiang, Dawei
    Xu, Guoqing
    Yin, Luqiao
    Liu, Yang
    PROCEEDINGS OF THE 38TH CHINESE CONTROL CONFERENCE (CCC), 2019, : 4878 - 4884
  • [49] Evaluation of Burn-in Technique on Gate Oxide Reliability in Commercial SiC MOSFETs
    Shi, Limeng
    Qian, Jiashu
    Jin, Michael
    Bhattacharya, Monikuntala
    Yu, Hengyu
    White, Marvin H.
    Agarwal, Anant K.
    Shimbori, Atsushi
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [50] Thermal Budget Reduction in Triple Gate Oxide Process by Wet Etch Technique
    Tai, Hsin
    Liao, H. Y.
    Chen, H. A.
    Tou, P. T.
    Liu, W. T.
    Lu, M. C.
    Ying, T. H.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 245 - 248
12345