An innovative technique to examine gate oxide anomaly for failure analysis

A new and innovative technique to examine gate oxide anomaly and particulate within oxide interface for MOS devices whilst preserving the silicon substrate is presented in this paper. This technique incorporates parallel face lapping and a highly selective polysilicon chemical etch to uncover gate oxide without difficulty. Case studies of two types of MOS devices are also presented in this paper.