Area and power efficient hard multiple generator for radix-8 modulo 2n-1 multiplier

被引：2

作者：

Kabra, Naveen Kr ^{[1
]}

Patel, Zuber M. ^{[1
]}

机构：

[1] Sardar Vallabhbhai Natl Inst Technol, Elect Engn Dept, Surat 395007, India

来源：

INTEGRATION-THE VLSI JOURNAL | 2020年 / 75卷

关键词：

Low power; Modulo multiplier; RNS; Area efficient; Hard multiple generator; VLSI IMPLEMENTATION;

D O I：

10.1016/j.vlsi.2020.06.009

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce an area and power efficient algorithm to design a hard multiple generator for radix-8 modulo 2(n) - 1 multiplier, which is based on parallel prefix computation of carry propagate. Only odd carry is used to generate hard multiple bits. The proposed architecture uses [log(2)n]-2 prefix level with n/2 prefix operators. The Post-synthesis result of proposed architecture shows 27.91%-36.89%, 9.64%-22.45% and 0.02%-88.62% of saving in area, power and PDP, respectively while post-layout result shows 27.66%-36.88%,14.45%-33.53% and 11.40%-81.11% of saving in area, power and PDP, respectively.

引用

页码：102 / 113

页数：12

共 48 条

[1] A radix-8 modulo 2n multiplier using area and power-optimized hard multiple generator
Kabra, Naveen Kr.
Patel, Zuber M.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (01): : 36 - 55
[2] Fast hard multiple generators for radix-8 Booth encoded modulo 2n-1 and modulo 2n+1 multipliers
Muralidharan, Ramya
Chang, Chip-Hong
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 717 - 720
[3] Hard Multiple Generator for Higher Radix Modulo 2n-1 Multiplication
Muralidharan, Ramya
Chang, Chip-Hong
PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 121 - 124
[4] A Reduced-Bias Approach With a Lightweight Hard-Multiple Generator to Design a Radix-8 Modulo 2n+1 Multiplier
Mirhosseini, Seyed Mostafa
Molahosseini, Amir Sabbagh
Hosseinzadeh, Mehdi
Sousa, Leonel
Martins, Paulo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (07) : 817 - 821
[5] An Efficient Power-Area-Delay Modulo 2n-1 Multiplier
Timarchi, Somayeh
Fazlali, Mahmood
15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 157 - 160
[6] Memristor Based Modulo Multiplier Design For (2n-1) and 2n Radix
Banerjee, Arindam
Pal, Sohini
Bhattacharyya, Swapan
Das, Debesh Kumar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 20 - 24
[7] Area-Time-Power Efficient Maximally Redundant Signed-Digit Modulo 2n-1 Adder and Multiplier
Timarchi, Somayeh
Akbarzadeh, Negar
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (05) : 2138 - 2164
[8] Radix-8 Booth Encoded Modulo 2n-1 Multipliers With Adaptive Delay for High Dynamic Range Residue Number System
Muralidharan, Ramya
Chang, Chip-Hong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 982 - 993
[9] Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 Multipliers for {2n-1, 2n, 2n+1} Based RNS
Muralidharan, Ramya
Chang, Chip-Hong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2263 - 2274
[10] Area-Power-Delay-Efficient Multi-Modulus Multiplier Based on Area-Saving Hard Multiple Generator Using Radix-8 Booth-Encoding Scheme on Field Programmable Gate Array
Kuo, Chao-Tsung
Wu, Yao-Cheng
ELECTRONICS, 2024, 13 (02)

← 1 2 3 4 5 →