Area and power efficient hard multiple generator for radix-8 modulo 2n-1 multiplier

被引：2

作者：

Kabra, Naveen Kr ^{[1
]}

Patel, Zuber M. ^{[1
]}

机构：

[1] Sardar Vallabhbhai Natl Inst Technol, Elect Engn Dept, Surat 395007, India

来源：

INTEGRATION-THE VLSI JOURNAL | 2020年 / 75卷

关键词：

Low power; Modulo multiplier; RNS; Area efficient; Hard multiple generator; VLSI IMPLEMENTATION;

D O I：

10.1016/j.vlsi.2020.06.009

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce an area and power efficient algorithm to design a hard multiple generator for radix-8 modulo 2(n) - 1 multiplier, which is based on parallel prefix computation of carry propagate. Only odd carry is used to generate hard multiple bits. The proposed architecture uses [log(2)n]-2 prefix level with n/2 prefix operators. The Post-synthesis result of proposed architecture shows 27.91%-36.89%, 9.64%-22.45% and 0.02%-88.62% of saving in area, power and PDP, respectively while post-layout result shows 27.66%-36.88%,14.45%-33.53% and 11.40%-81.11% of saving in area, power and PDP, respectively.

引用

页码：102 / 113

页数：12

共 48 条

[41] Area-Time-Power Efficient VLSI Design for Residue-to-Binary Converter based on Moduli Set (2n,2n+1-1,2n-1)
Lin, Su-Hon
Sheu, Ming-Hwa
Wang, Chao-Hsiang
Kuo, Yuan-Ching
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 168 - +
[42] Efficient random number generator using novel modulo 2n-2k-1 adder for RNS
Shaji, Devika K.
Jacob, Vinodkumar
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1659 - 1663
[43] A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {2n-1, 2n, 2n+1}
Kumar, Sachin
Chang, Chip-Hong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2608 - 2612
[44] Efficient programmable power-of-two scaler for the three-moduli set {2n+p, 2n-1, 2n+1-1}
Taheri, MohammadReza
Navi, Keivan
Sabbagh Molahosseini, Amir
ETRI JOURNAL, 2020, 42 (04) : 596 - 607
[45] A High-speed and Area-efficient Sign Detector for Three Moduli Set RNS {2n, 2n-1, 2n+1}
Kumar, Sachin
Chang, Chip-Hong
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[46] A High Speed Low Power Modulo 2n+1 Multiplier Design Using Carbon-nanotube Technology
Qi, He
Kim, Yong-Bin
Choi, Minsu
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 406 - 409
[47] Area-Efficient digital filtering based on truncated multiply-accumulate units in residue number system 2n-1, 2n, 2n+1
Lyakhov, P. A.
JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2023, 35 (06)
[48] Improved Area-Efficient Weighted Modulo 2n+1 Adder Design With Simple Correction Schemes
Juang, Tso-Bing
Chiu, Chin-Chieh
Tsai, Ming-Yu
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (03) : 198 - 202

← 1 2 3 4 5 →