Quality Evaluation of Digital Soft IP Core for FPGA System

被引：0

作者：

Lei, Dengyun ^{[1
]}

Wang, Li-wei ^{[1
]}

Lin, Jun ^{[1
]}

En, Yunfei ^{[1
]}

机构：

[1] CEPREI Labs, Sci & Technol Reliabil Phys & Applicat Elect Comp, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C) | 2017年

关键词：

IP; quality; reliability; qualification;

D O I：

10.1109/QRS-C.2017.104

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Field Programmable Gate Array (FPGA) system is widely used in deep learning application and cloud system for acceleration. Quality and reliability of IP block is essential to the successful development of today's complex hardware acceleration design. In this paper, we discuss the important issues of quality and reliability of digital soft IP, and propose a qualification measurement system that can evaluate IP quality. The metric system consists of eight categories to characterize IP quality. Based on this indicator system, we propose an IP qualification frameworks. As a case study, the proposed framework has been used to qualify three open source IP cores. The experimental results show that the proposed metric system and qualification framework can not only quantify the quality of IP, but also speed up the certification process and improve the accuracy of the certification results.

引用

页码：583 / 584

页数：2

共 50 条

[31] SOFT CPU core expands its FPGA options
不详
EDN, 2001, 46 (09) : 23 - 23
[32] Physical Fault Detection and Recovery Methods for System-LSI Loaded FPGA-IP Core
Amagasaki, Motoki
Nishitani, Yuki
Inoue, Kazuki
Iida, Masahiro
Kuga, Morihiro
Sueyoshi, Toshinori
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (04): : 633 - 644
[33] Research and implementation of gigabit ethernet IP core based on FPGA and UDP/IP protocol stack
Liu, Boyang
BASIC & CLINICAL PHARMACOLOGY & TOXICOLOGY, 2019, 125 : 227 - 228
[34] Exploiting LabVIEW FPGA Socketed CLIP to Design and Implement Soft-Core Based Complex Digital Architectures on PXI FPGA Target Boards
Dello Sterpaio, Luca
Marino, Antonino
Nannipieri, Pietro
Fanucci, Luca
2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 193 - 196
[35] Soft measures for performance analysis: The ''core'' dimensions of expert system quality
Sharma, RS
Conrath, DW
MICROELECTRONICS AND RELIABILITY, 1996, 36 (06): : 775 - 796
[36] Real-time Machine Vision System Using FPGA and Soft-core Processor
Malik, Abdul Waheed
Thornberg, Benny
Meng, Xiaozhou
Imran, Muhammad
REAL-TIME IMAGE AND VIDEO PROCESSING 2012, 2012, 8437
[37] Design of Soft Error Tolerance Technique for FPGA Based Soft core Processors
Safarulla, Ishan M.
Manilal, Karthika
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 1036 - 1040
[38] A Prototype System for Many-Core Architecture SMYLEref with FPGA Evaluation Boards
Son-Truong Nguyen
Kondo, Masaaki
Hirao, Tomoya
Inoue, Koji
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (08) : 1645 - 1653
[39] An FPGA based digital radar receiver for Soft Radar
Walke, RL
Dudley, J
Sadler, D
CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 73 - 77
[40] Hierarchical IP Core Generator for Quantum Fourier Transform Implementation in FPGA
Hlukhov, Valerii
2022 IEEE 17TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND INFORMATION TECHNOLOGIES (CSIT), 2022, : 349 - 352

← 1 2 3 4 5 →