Quality Evaluation of Digital Soft IP Core for FPGA System

被引：0

作者：

Lei, Dengyun ^{[1
]}

Wang, Li-wei ^{[1
]}

Lin, Jun ^{[1
]}

En, Yunfei ^{[1
]}

机构：

[1] CEPREI Labs, Sci & Technol Reliabil Phys & Applicat Elect Comp, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C) | 2017年

关键词：

IP; quality; reliability; qualification;

D O I：

10.1109/QRS-C.2017.104

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Field Programmable Gate Array (FPGA) system is widely used in deep learning application and cloud system for acceleration. Quality and reliability of IP block is essential to the successful development of today's complex hardware acceleration design. In this paper, we discuss the important issues of quality and reliability of digital soft IP, and propose a qualification measurement system that can evaluate IP quality. The metric system consists of eight categories to characterize IP quality. Based on this indicator system, we propose an IP qualification frameworks. As a case study, the proposed framework has been used to qualify three open source IP cores. The experimental results show that the proposed metric system and qualification framework can not only quantify the quality of IP, but also speed up the certification process and improve the accuracy of the certification results.

引用

页码：583 / 584

页数：2

共 50 条

[11] Soft-core embedded FPGA based system on chip
Saidi, Hajer
Turki, Mariem
Marrakchi, Zied
Abid, Mohamed
Obeid, Abdulfattah
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 109 (03) : 517 - 533
[12] Soft-core embedded FPGA based system on chip
Hajer Saidi
Mariem Turki
Zied Marrakchi
Mohamed Abid
Abdulfattah Obeid
Analog Integrated Circuits and Signal Processing, 2021, 109 : 517 - 533
[13] A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluation
Deliparaschos, K. M.
Doyamis, G. C.
Tzafestas, S. G.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (11) : 1149 - 1166
[14] Construction of digital core and evaluation of its quality
Faculty of Petroleum Engineering, China University of Petroleum , Dongying 257061, China
Xi'an Shiyou Daxue Xuebao (Ziran Kexue Ban), 2007, 2 (16-20):
[15] The Design of SVPWM IP Core Based on FPGA
Yang, Guijie
Zhao, Pinzhi
Zhou, Zhaoyong
2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 191 - 196
[16] 基于FPGA的IP Core设计
张海燕
李见为
重庆电子工程职业学院学报, 2011, 20(Z1) (Z1) : 151 - 152
[17] FPGA-Based Design of a Ready-to-Use and Configurable Soft IP Core for Frame Blocking Time-Sampled Digital Speech Signals
Srinivas, Nettimi Satya Sai
Sugan, Nagarajan
Kumar, Lakshmi Sutha
Nath, Malaya Kumar
Kanhe, Aniruddha
ELECTRONICS, 2024, 13 (21)
[18] 基于FPGA的SATA IP CORE设计
唐纯杰
黎福海
欧阳科文
计算机系统应用, 2009, 18 (09) : 199 - 202
[19] An efficient FPGA IP core for automatic modulation classification
Cardoso, Claudomir
Castro, Adalbery R.
Klautau, Aldebaro
IEEE Embedded Systems Letters, 2013, 5 (03) : 42 - 45
[20] Design of SDRAM Controller IP Core Based on FPGA
Chen, Yonggang
Li, Yawen
Zhang, Caizhen
PROCEEDINGS OF THE 2016 5TH INTERNATIONAL CONFERENCE ON ENVIRONMENT, MATERIALS, CHEMISTRY AND POWER ELECTRONICS, 2016, 84 : 803 - 808

← 1 2 3 4 5 →